CN104143592B - The processing method and gallium nitride device of a kind of gallium nitride device - Google Patents
The processing method and gallium nitride device of a kind of gallium nitride device Download PDFInfo
- Publication number
- CN104143592B CN104143592B CN201310172945.7A CN201310172945A CN104143592B CN 104143592 B CN104143592 B CN 104143592B CN 201310172945 A CN201310172945 A CN 201310172945A CN 104143592 B CN104143592 B CN 104143592B
- Authority
- CN
- China
- Prior art keywords
- gallium nitride
- oxide layer
- nitride device
- metal
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 229910002601 GaN Inorganic materials 0.000 title claims abstract description 146
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 title claims abstract description 142
- 238000003672 processing method Methods 0.000 title claims abstract description 9
- 229910052751 metal Inorganic materials 0.000 claims abstract description 95
- 239000002184 metal Substances 0.000 claims abstract description 95
- 238000005530 etching Methods 0.000 claims abstract description 33
- 239000000463 material Substances 0.000 claims abstract description 22
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 12
- 239000000377 silicon dioxide Substances 0.000 claims description 8
- 239000012774 insulation material Substances 0.000 claims 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims 1
- 229910052733 gallium Inorganic materials 0.000 claims 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims 1
- 239000010931 gold Substances 0.000 claims 1
- 229910052737 gold Inorganic materials 0.000 claims 1
- 229910052760 oxygen Inorganic materials 0.000 claims 1
- 239000001301 oxygen Substances 0.000 claims 1
- 239000012777 electrically insulating material Substances 0.000 abstract description 8
- 238000010586 diagram Methods 0.000 description 12
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 238000001312 dry etching Methods 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 239000012772 electrical insulation material Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000005533 two-dimensional electron gas Effects 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 2
- 238000010292 electrical insulation Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 208000032750 Device leakage Diseases 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000002195 synergetic effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/015—Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
- H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Junction Field-Effect Transistors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
本发明实施例提供一种氮化镓器件的加工方法,该加工方法为:在氮化镓器件的表面垫积一层氧化层,所述氧化层的材质为电绝缘材质,对所述氧化层进行刻蚀,以保留所述氮化镓器件的台阶的侧壁上的氧化层、并去除掉所述台阶的侧壁之外的其他部分的氧化层。本发明还公开了一种氮化镓器件。采用本发明,可以完全的刻蚀掉上述台阶的前后两侧的金属层,避免金属刻蚀中台阶的前后两侧的侧壁金属残留,防止氮化镓器件的源级(S)和漏极(D)的金属短接互连,并有效的隔离氮化镓器件的栅极金属和氮化镓器件的导电沟道、防止氮化镓器件漏电。
An embodiment of the present invention provides a processing method for a gallium nitride device. The processing method is as follows: laying an oxide layer on the surface of the gallium nitride device, the material of the oxide layer is an electrically insulating material, and the oxide layer is Etching is performed to retain the oxide layer on the sidewall of the step of the gallium nitride device, and remove the oxide layer of other parts except the sidewall of the step. The invention also discloses a gallium nitride device. By adopting the present invention, the metal layers on the front and rear sides of the above-mentioned step can be completely etched away, avoiding metal residues on the side walls on the front and back sides of the step in metal etching, and preventing the source (S) and drain of the gallium nitride device from (D) The metal is short-circuited and interconnected, and effectively isolates the gate metal of the GaN device and the conductive channel of the GaN device, preventing leakage of the GaN device.
Description
技术领域technical field
本发明涉及半导体领域,尤其涉及一种氮化镓器件的加工方法和氮化镓器件。The invention relates to the field of semiconductors, in particular to a processing method of a gallium nitride device and a gallium nitride device.
背景技术Background technique
目前,国际半导体产业已经进入以氮化镓(GaN)材料、碳化硅(SIC)材料和金刚石等为代表的第三代宽禁带半导体时代。氮化镓材料具有宽的直接带隙,强的原子键、高的热导率、化学稳定性好等性质和强的抗辐照能力,在光电子、高温大功率器件和高频微波器件应用方面有着广阔的前景。At present, the international semiconductor industry has entered the era of the third-generation wide bandgap semiconductor represented by gallium nitride (GaN) materials, silicon carbide (SIC) materials and diamond. Gallium nitride material has wide direct band gap, strong atomic bond, high thermal conductivity, good chemical stability and strong radiation resistance. It is widely used in optoelectronics, high-temperature high-power devices and high-frequency microwave devices. Has a broad prospect.
绝大部分氮化镓器件的制作工艺为:在衬底材料上外延生长成氮化铝晶核(AlNnucleation),在成核层上生长氮化镓外延,在氮化镓外延生长氮化镓层,然后在氮化镓层上生长一层硅搀杂的氮化铝镓(AlGaN),在氮化铝镓和氮化镓的沟道之间形成二维电子气和异质结沟道,最后用一薄的钝化层保护二维电子气和异质结沟道的表面。The manufacturing process of most gallium nitride devices is: epitaxially growing aluminum nitride nuclei (AlNnucleation) on the substrate material, growing gallium nitride epitaxy on the nucleation layer, and growing gallium nitride epitaxially on the gallium nitride layer , and then grow a layer of silicon-doped aluminum gallium nitride (AlGaN) on the gallium nitride layer, form a two-dimensional electron gas and heterojunction channel between the channels of aluminum gallium nitride and gallium nitride, and finally use A thin passivation layer protects the two-dimensional electron gas and the surface of the heterojunction channel.
在制作以氮化镓材料为基础的二极管、晶体管和光探测器等氮化镓器件的过程中,需要对氮化镓器件进行刻蚀。刻蚀技术一般分为:湿法刻蚀技术和干法刻蚀技术。湿法刻蚀利用通过化学溶液的化学反应将不需要的薄膜去掉的图形转移方法,由于氮化镓材料具有高的结合键能,稳定的化学性质(几乎不被任何酸腐蚀),氮化镓材料在一般溶液中几乎不溶解。因此,氮化镓器件的刻蚀一般不采用湿法刻蚀,而采用干法刻蚀。干法刻蚀利用具有一定能量的离子或原子通过离子的物理轰击或化学腐蚀,或者两种的协同作用,以达到刻蚀的目的。In the process of making gallium nitride devices such as diodes, transistors and photodetectors based on gallium nitride materials, gallium nitride devices need to be etched. Etching technology is generally divided into: wet etching technology and dry etching technology. Wet etching uses a pattern transfer method that removes unnecessary films through chemical reactions in chemical solutions. Since gallium nitride materials have high bonding energy and stable chemical properties (almost not corroded by any acid), gallium nitride The material is practically insoluble in common solutions. Therefore, the etching of gallium nitride devices generally does not use wet etching, but uses dry etching. Dry etching uses ions or atoms with certain energy to achieve the purpose of etching through physical bombardment or chemical corrosion of ions, or the synergistic effect of the two.
由于现有技术中氮化镓器件的特殊结构和刻蚀特性,现有技术中存在如下技术问题:Due to the special structure and etching characteristics of gallium nitride devices in the prior art, the following technical problems exist in the prior art:
问题一:Question one:
如图1所示,在氮化镓器件的源极(S)和漏极(D)之间具有台阶。在该氮化镓器件的表面垫积金属层后,对该金属层进行刻蚀,由于该氮化镓器件的表面垫积的金属层会与上述台阶的侧壁形成90°的直角,还由于对氮化镓器件进行刻蚀时需要硅片(wafer)的放置方向与刻蚀气流垂直才能得到良好的刻蚀特性,因此垫积在该氮化镓器件的台阶的侧壁上的金属很难被刻蚀干净,会在氮化镓器件的表面与上述台阶的侧壁之间的90°直角内残留,导致源极(S)和漏极(D)短接互连,造成氮化镓器件短路。As shown in Figure 1, there is a step between the source (S) and drain (D) of the GaN device. After the metal layer is deposited on the surface of the gallium nitride device, the metal layer is etched, because the metal layer deposited on the surface of the gallium nitride device will form a 90° right angle with the side wall of the above-mentioned step, and because When etching a gallium nitride device, it is necessary to place the silicon wafer (wafer) perpendicular to the etching gas flow to obtain good etching characteristics, so it is difficult to deposit metal on the side wall of the step of the gallium nitride device. If it is etched clean, it will remain within the 90° right angle between the surface of the GaN device and the sidewall of the above-mentioned step, causing the source (S) and drain (D) to be short-circuited and interconnected, resulting in a GaN device short circuit.
图2和图3为图1所示的氮化镓器件沿栅极(AA’方向)的切面图。Figure 2 and Figure 3 are cross-sectional views of the GaN device shown in Figure 1 along the gate (AA' direction).
图2为金属刻蚀前的该氮化镓器件的形貌,可见此时,在该氮化镓器件的表面垫积的金属层与该氮化镓器件的台阶的侧壁金属形成了90°的直角。Figure 2 is the morphology of the gallium nitride device before metal etching, it can be seen that at this time, the metal layer deposited on the surface of the gallium nitride device and the side wall metal of the step of the gallium nitride device form a 90° right angle.
图3为金属刻蚀后的该氮化镓器件的形貌,可见此时,对该氮化镓器件进行金属刻蚀后,在该氮化镓器件的表面与上述台阶的侧壁之间的90°的直角内存在部分难以刻蚀掉的侧壁金属残留,该侧壁金属残留导致氮化镓器件的源极(S)和漏极(D)形成短接互连,造成氮化镓器件短路。Fig. 3 is the morphology of the gallium nitride device after metal etching, it can be seen that at this time, after the metal etching of the gallium nitride device, the gap between the surface of the gallium nitride device and the side wall of the above-mentioned step In the 90° right angle, there are some sidewall metal residues that are difficult to etch away. The sidewall metal residues cause the source (S) and drain (D) of the GaN device to form a short-circuit interconnection, resulting in a GaN device short circuit.
问题二:Question two:
图4为图1沿栅极方向(AA’方向)的切面图。FIG. 4 is a sectional view of FIG. 1 along the gate direction (AA' direction).
如图4所示,在氮化镓器件的氮化镓层和氮化铝镓层之间具有特殊的导电沟道。由于氮化镓器件的特殊导电层为一层很薄的二维电子气,在氮化镓器件上制作栅极金属时,当栅极金属横跨整个台阶时,栅极金属会与上述导电沟道相接,导致氮化镓器件漏电。As shown in Figure 4, there is a special conductive channel between the GaN layer and the AlGaN layer of the GaN device. Since the special conductive layer of the GaN device is a thin layer of two-dimensional electron gas, when the gate metal is fabricated on the GaN device, when the gate metal spans the entire step, the gate metal will contact with the above-mentioned conductive trench. The channel is connected, resulting in leakage of GaN devices.
发明内容Contents of the invention
本发明实施例提供一种氮化镓器件的加工方法和氮化镓器件,用于防止由于氮化镓器件的源级(S)和漏极(D)短接互连造成的氮化镓器件短路、以及由于氮化镓器件的栅极金属和氮化镓器件的导电沟道相接造成的氮化镓器件漏电的问题。An embodiment of the present invention provides a processing method of a gallium nitride device and a gallium nitride device, which are used to prevent the gallium nitride device from being damaged due to the short-circuit interconnection between the source (S) and the drain (D) of the gallium nitride device. Short circuits, and the leakage of GaN devices due to the contact between the gate metal of the GaN device and the conductive channel of the GaN device.
在所述氮化镓器件的表面垫积一层氧化层,所述氧化层的材质为电绝缘材质;Laying an oxide layer on the surface of the gallium nitride device, the material of the oxide layer is an electrically insulating material;
对所述氧化层进行刻蚀,以保留所述氮化镓器件的台阶的侧壁上的氧化层、并去除掉所述台阶的侧壁之外的其他部分的氧化层。The oxide layer is etched to retain the oxide layer on the sidewall of the step of the gallium nitride device, and remove the oxide layer of other parts except the sidewall of the step.
一种氮化镓器件,该氮化镓器件包括:A gallium nitride device, the gallium nitride device comprising:
台阶、分别位于所述台阶的左右两侧的源级(S)和漏极(D)、和横跨所述台阶的栅极(G);以及,a step, a source (S) and a drain (D) respectively located on the left and right sides of the step, and a gate (G) straddling the step; and,
在所述台阶的侧壁上垫积有氧化层,所述氧化层的材质为电绝缘材质。An oxide layer is deposited on the side wall of the step, and the material of the oxide layer is an electrical insulating material.
本发明实施例中,在氮化镓器件的表面垫积一层氧化层,所述氧化层的材质为电绝缘材质,对所述氧化层进行刻蚀,以保留所述氮化镓器件的台阶的侧壁上的氧化层、并去除掉所述台阶的侧壁之外的其他部分的氧化层。In the embodiment of the present invention, an oxide layer is deposited on the surface of the gallium nitride device, and the material of the oxide layer is an electrically insulating material, and the oxide layer is etched to retain the steps of the gallium nitride device the oxide layer on the sidewall of the step, and remove the oxide layer on other parts of the step except the sidewall.
如图6所示,在氮化镓器件的台阶的侧壁上形成了一层氧化层,即侧墙。加入该侧墙后,使台阶的侧壁上的氧化层与氮化镓器件的表面之间的角度远大于90°。在对氮化镓器件的表面垫积的金属层进行刻蚀时,可以完全的去除掉该台阶的前后两侧的金属层,避免金属刻蚀中台阶的前后两侧的侧壁金属残留。有效的防止氮化镓器件的源级和漏极之间的短接互连。并且,可以有效的隔离氮化镓器件的栅极金属和导电沟道,从而保护该氮化镓器件的导电沟道,防止该氮化镓器件漏电。As shown in FIG. 6 , an oxide layer, ie, a sidewall, is formed on the sidewall of the step of the GaN device. After adding the sidewall, the angle between the oxide layer on the sidewall of the step and the surface of the GaN device is much greater than 90°. When etching the metal layer deposited on the surface of the gallium nitride device, the metal layers on the front and rear sides of the step can be completely removed, so as to avoid metal residues on the sidewalls on the front and back sides of the step during metal etching. Effectively prevent short interconnection between source and drain of GaN devices. Moreover, the gate metal and the conductive channel of the GaN device can be effectively isolated, thereby protecting the conductive channel of the GaN device and preventing the leakage of the GaN device.
附图说明Description of drawings
图1为现有技术中氮化镓器件示意图;FIG. 1 is a schematic diagram of a gallium nitride device in the prior art;
图2为现有技术中氮化镓器件沿栅极(AA’方向)切面示意图;Fig. 2 is a schematic diagram of a cross-sectional view of a gallium nitride device along the gate (AA' direction) in the prior art;
图3为现有技术中氮化镓器件金属刻蚀后的形貌示意图;3 is a schematic diagram of the morphology of gallium nitride devices in the prior art after metal etching;
图4为现有技术中氮化镓器件制作栅极金属后的形貌示意图;FIG. 4 is a schematic diagram of the morphology of the gallium nitride device in the prior art after the gate metal is fabricated;
图5为本发明实施例中氮化镓器件的加工方法的流程示意图;FIG. 5 is a schematic flow chart of a processing method of a gallium nitride device in an embodiment of the present invention;
图6为本发明实施例中氮化镓器件金属刻蚀前的形貌示意图;6 is a schematic diagram of the morphology of the gallium nitride device before metal etching in the embodiment of the present invention;
图7为本发明实施例中氮化镓器件垫积金属后的形貌示意图;Fig. 7 is a schematic diagram of the morphology of the gallium nitride device after depositing metal in the embodiment of the present invention;
图8为本发明实施例中氮化镓器件的台阶的左右侧的结构示意图;FIG. 8 is a schematic structural diagram of the left and right sides of the steps of the gallium nitride device in the embodiment of the present invention;
图9为本发明实施例中氮化镓器件金属刻蚀后的形貌示意图;FIG. 9 is a schematic diagram of the morphology of the gallium nitride device after metal etching in the embodiment of the present invention;
图10为本发明实施例中氮化镓器件制作了栅极金属后的形貌示意图;FIG. 10 is a schematic diagram of the morphology of the gallium nitride device after the gate metal is fabricated in the embodiment of the present invention;
图11为本发明实施例中制作了源级、漏极和栅极后的结构示意图。FIG. 11 is a schematic diagram of the structure after fabrication of the source, drain and gate in the embodiment of the present invention.
具体实施方式detailed description
为了提供一种用于防止由于氮化镓器件的源级(S)和漏极(D)短接互连造成的氮化镓器件短路、以及由于氮化镓器件的栅极金属和氮化镓器件的导电沟道相接造成的氮化镓器件漏电的方案,本发明实施例提供了一种氮化镓器件的加工方法,本方法中,在氮化镓器件的表面垫积一层氧化层,该氧化层的材质为电绝缘材质,对该氧化层进行刻蚀,以保留该氮化镓器件的台阶的侧壁上的氧化层、并去除掉上述台阶的侧壁之外的其他部分的氧化层。。To provide a method for preventing short-circuiting of GaN devices due to source (S) and drain (D) shorted interconnects of GaN devices, and The solution to the GaN device leakage caused by the contact of the conductive channels of the device, the embodiment of the present invention provides a processing method of the GaN device, in this method, an oxide layer is deposited on the surface of the GaN device , the material of the oxide layer is an electrically insulating material, and the oxide layer is etched to retain the oxide layer on the sidewall of the step of the gallium nitride device, and remove the other parts of the sidewall of the step oxide layer. .
参见图5,本发明提供的氮化镓器件的加工方法,具体包括以下步骤:Referring to Fig. 5, the processing method of the gallium nitride device provided by the present invention specifically includes the following steps:
步骤50:在氮化镓器件的表面垫积一层氧化层,上述氧化层的材质为电绝缘材质;Step 50: laying an oxide layer on the surface of the gallium nitride device, the material of the oxide layer is an electrical insulating material;
步骤51:对该氧化层进行刻蚀(例如可以采用干法刻蚀),以保留氮化镓器件的台阶的侧壁上的氧化层、并去除掉该台阶的侧壁之外的其他部分的氧化层。Step 51: Etching the oxide layer (for example, dry etching may be used), so as to retain the oxide layer on the sidewall of the step of the gallium nitride device, and remove the part other than the sidewall of the step oxide layer.
进一步的,在对上述氧化层进行刻蚀,以保留上述氮化镓器件的台阶的侧壁上的氧化层、并去除掉该台阶的侧壁之外的其他部分的氧化层之后,可在上述氮化镓器件的表面垫积一层金属层;对该金属层进行刻蚀,以保留上述台阶的左右两侧的金属层、并去除掉上述台阶的前后两侧的金属层,将上述台阶的左右两侧中一侧的金属层作为该氮化镓器件的源极、另一侧的金属层作为该氮化镓器件的漏极。Further, after etching the above-mentioned oxide layer to retain the oxide layer on the sidewall of the step of the above-mentioned gallium nitride device, and remove the oxide layer of other parts other than the sidewall of the step, the above-mentioned A metal layer is deposited on the surface of the gallium nitride device; the metal layer is etched to retain the metal layer on the left and right sides of the above step, and remove the metal layer on the front and back sides of the above step, and the above step The metal layer on one of the left and right sides serves as the source of the gallium nitride device, and the metal layer on the other side serves as the drain of the gallium nitride device.
进一步的,在对该金属层进行刻蚀,以保留上述台阶的左右两侧的金属层,并去除上述台阶的前后两侧的金属层之后,可在该氮化镓器件的表面再次垫积一层金属层;对再次垫积的金属层进行刻蚀,以保留横跨上述台阶的金属层、并去除其他部位的金属层,将横跨上述台阶的金属层作为该氮化镓器件的栅极。Further, after the metal layer is etched to retain the metal layers on the left and right sides of the step and remove the metal layers on the front and back sides of the step, a layer can be deposited on the surface of the gallium nitride device again. layer metal layer; etch the metal layer deposited again to retain the metal layer across the above step and remove the metal layer in other parts, and use the metal layer across the above step as the gate of the gallium nitride device .
较佳的,该氧化层的材质为二氧化硅或氮化硅。Preferably, the oxide layer is made of silicon dioxide or silicon nitride.
进一步的,该氧化层的厚度略小于或不小于所述台阶的厚度。Further, the thickness of the oxide layer is slightly smaller or not smaller than the thickness of the step.
实施例一:Embodiment one:
步骤一:在氮化镓器件的表面垫积一层氧化层,上述氧化层的材质为电绝缘材质,该氧化层覆盖了氮化镓器件的所有表面,特别的,包括氮化镓器件的台阶的所有表面。Step 1: Lay an oxide layer on the surface of the gallium nitride device. The material of the above oxide layer is an electrically insulating material. The oxide layer covers all the surfaces of the gallium nitride device, especially including the steps of the gallium nitride device all surfaces.
步骤二:对该氧化层进行刻蚀(例如可以采用干法刻蚀),以保留氮化镓器件的台阶的侧壁上的氧化层,即图6中的侧墙,并去除掉该台阶的侧壁之外的其他部分的氧化层。Step 2: Etching the oxide layer (for example, dry etching can be used) to retain the oxide layer on the side wall of the step of the gallium nitride device, that is, the side wall in Figure 6, and remove the step Oxide layer on parts other than sidewalls.
其中,该氧化层的材质为电绝缘材质,电绝缘材质包括全部能够阻止电流通过的材料,由于二氧化硅和氮化硅具备优越的电绝缘性和工艺的可行性,本发明采用二氧化硅和氮化硅作为氧化层,性能更优。Wherein, the material of the oxide layer is an electrical insulation material, and the electrical insulation material includes all materials that can prevent the passage of electric current. Since silicon dioxide and silicon nitride have superior electrical insulation and process feasibility, the present invention uses silicon dioxide And silicon nitride as the oxide layer, the performance is better.
步骤三:参见图7,在对该氧化层进行刻蚀之后,在该氮化镓器件的表面垫积一层金属层,对该金属层进行刻蚀,以保留上述台阶的左右两侧的金属层、并去除掉上述台阶的前后两侧的金属层,将上述台阶的左右两侧中一侧的金属层作为该氮化镓器件的源极、另一侧的金属层作为该氮化镓器件的漏极。其中,参见图8,80为台阶的左侧,81为上台阶的右侧,82为台阶的前侧,83为台阶的后侧。Step 3: Referring to Figure 7, after etching the oxide layer, lay a metal layer on the surface of the gallium nitride device, and etch the metal layer to retain the metal on the left and right sides of the above step layer, and remove the metal layers on the front and rear sides of the above-mentioned step, and use one of the metal layers on the left and right sides of the above-mentioned step as the source of the gallium nitride device, and the metal layer on the other side as the gallium nitride device the drain. Wherein, referring to FIG. 8 , 80 is the left side of the step, 81 is the right side of the upper step, 82 is the front side of the step, and 83 is the rear side of the step.
较佳的,当该氧化层的厚度略小于或不小于上述台阶的厚度时(上述略小于指,该氧化层的厚度和上述台阶的厚度之差小于门限值,例如该门限值可以为10nm),垫积在台阶的侧壁上的金属层与垫积在氮化镓器件的表面的金属层之间的角度远大于90°,进行金属刻蚀时,可以完全的去除掉该台阶的前后两侧的金属层,如图9所示,此时,在台阶的前后两侧没有残留任何侧壁金属,不会造成氮化镓器件的源级和漏级的短接互连。Preferably, when the thickness of the oxide layer is slightly less than or not less than the thickness of the above-mentioned step (the above-mentioned slightly smaller means that the difference between the thickness of the oxide layer and the thickness of the above-mentioned step is less than the threshold value, for example, the threshold value can be 10nm), the angle between the metal layer deposited on the side wall of the step and the metal layer deposited on the surface of the gallium nitride device is much greater than 90°, and the step can be completely removed during metal etching The metal layers on the front and rear sides are as shown in FIG. 9 . At this time, there is no sidewall metal remaining on the front and back sides of the step, which will not cause short-circuit interconnection between the source and drain of the GaN device.
实施例二:Embodiment two:
步骤一:在氮化镓器件的表面垫积一层氧化层,上述氧化层的材质为电绝缘材质,该氧化层覆盖了氮化镓器件的所有表面,特别的,包括氮化镓器件的台阶的所有表面。Step 1: Lay an oxide layer on the surface of the gallium nitride device. The material of the above oxide layer is an electrically insulating material. The oxide layer covers all the surfaces of the gallium nitride device, especially including the steps of the gallium nitride device all surfaces.
步骤二:对该氧化层进行刻蚀(例如可以采用干法刻蚀),以保留氮化镓器件的台阶的侧壁上的氧化层,即图6中的侧墙,并去除掉该台阶的侧壁之外的其他部分的氧化层。Step 2: Etching the oxide layer (for example, dry etching can be used) to retain the oxide layer on the side wall of the step of the gallium nitride device, that is, the side wall in Figure 6, and remove the step Oxide layer on parts other than sidewalls.
其中,该氧化层的材质为电绝缘材质,电绝缘材质包括全部能够阻止电流通过的材料,由于二氧化硅和氮化硅具备优越的电绝缘性和工艺的可行性,本发明采用二氧化硅和氮化硅作为氧化层,性能更优。Wherein, the material of the oxide layer is an electrical insulation material, and the electrical insulation material includes all materials that can prevent the passage of electric current. Since silicon dioxide and silicon nitride have superior electrical insulation and process feasibility, the present invention uses silicon dioxide And silicon nitride as the oxide layer, the performance is better.
步骤三:参见图7,在对该氧化层进行刻蚀之后,在该氮化镓器件的表面垫积一层金属层,对该金属层进行刻蚀,以保留上述台阶的左右两侧的金属层、并去除掉上述台阶的前后两侧的金属层,将上述台阶的左右两侧中一侧的金属层作为该氮化镓器件的源极、另一侧的金属层作为该氮化镓器件的漏极。其中,参见图8,80为台阶的左侧,81为台阶的右侧,82为台阶的前侧,83为台阶的后侧。Step 3: Referring to Figure 7, after etching the oxide layer, lay a metal layer on the surface of the gallium nitride device, and etch the metal layer to retain the metal on the left and right sides of the above step layer, and remove the metal layers on the front and rear sides of the above-mentioned step, and use one of the metal layers on the left and right sides of the above-mentioned step as the source of the gallium nitride device, and the metal layer on the other side as the gallium nitride device the drain. Wherein, referring to FIG. 8 , 80 is the left side of the step, 81 is the right side of the step, 82 is the front side of the step, and 83 is the rear side of the step.
较佳的,当该氧化层的厚度略小于或不小于上述台阶的厚度时(上述略小于指,该氧化层的厚度和上述台阶的厚度之差小于门限值,例如该门限值可以为10nm),垫积在台阶的侧壁上的金属层与垫积在氮化镓器件的表面的金属层之间的角度远大于90°,进行金属刻蚀时,可以完全的去除掉该台阶的前后两侧的金属层,如图9所示,此时,在台阶的前后两侧没有残留任何侧壁金属,不会造成氮化镓器件的源级和漏级的短接互连。Preferably, when the thickness of the oxide layer is slightly less than or not less than the thickness of the above-mentioned step (the above-mentioned slightly smaller means that the difference between the thickness of the oxide layer and the thickness of the above-mentioned step is less than the threshold value, for example, the threshold value can be 10nm), the angle between the metal layer deposited on the side wall of the step and the metal layer deposited on the surface of the gallium nitride device is much greater than 90°, and the step can be completely removed during metal etching The metal layers on the front and rear sides are as shown in FIG. 9 . At this time, there is no sidewall metal remaining on the front and back sides of the step, which will not cause short-circuit interconnection between the source and drain of the GaN device.
步骤四:参见图10,在该氮化镓器件的表面再次垫积一层金属层;对再次垫积的金属层进行刻蚀,以保留横跨上述台阶的金属层、并去除其他部位的金属层,将横跨上述台阶的金属层作为该氮化镓器件的栅极。Step 4: Referring to Figure 10, deposit a metal layer on the surface of the gallium nitride device again; etch the metal layer deposited again to retain the metal layer across the above steps and remove the metal in other parts layer, and the metal layer across the above step is used as the gate of the gallium nitride device.
其中,制作了氮化镓器件的源级、漏极和栅极后的器件结构参见图11,其中110为台阶、111为位于台阶的左侧的源级(S)、112为位于台阶的右侧的漏极(D)、113为横跨台阶的栅极(G)、114为在台阶的侧壁上垫积的氧化层(即侧墙)。Among them, the device structure after the source, drain and gate of the gallium nitride device is fabricated can be seen in Figure 11, where 110 is the step, 111 is the source (S) on the left side of the step, and 112 is on the right side of the step The drain (D) on the side, 113 is the gate (G) across the step, and 114 is the oxide layer deposited on the side wall of the step (that is, the side wall).
此时,该侧墙位于氮化镓器件的栅极金属和导电沟道之间,由于侧墙为电绝缘材质,可以阻止电流通过。可见,该侧墙有效的隔离了氮化镓器件的栅极金属和导电沟道,避免了氮化镓器件的栅极漏电。At this time, the sidewall is located between the gate metal of the GaN device and the conductive channel, and since the sidewall is made of an electrically insulating material, current can be prevented from passing through. It can be seen that the sidewall effectively isolates the gate metal and the conductive channel of the GaN device, and avoids the gate leakage of the GaN device.
仍参见图11,本发明提供的氮化镓器件,该氮化镓器件包括:Still referring to FIG. 11, the gallium nitride device provided by the present invention includes:
台阶110;steps 110;
位于该台阶的左侧的源级(S)111;source level (S) 111 located on the left side of the step;
位于该台阶的右侧的漏级(D)112;Drain stage (D) 112 located on the right side of the step;
横跨该台阶的栅极(G)113;a gate (G) 113 across the step;
在该台阶的侧壁上垫积的氧化层114,即侧墙,该氧化层的材质为电绝缘材质。The oxide layer 114 deposited on the sidewall of the step, that is, the sidewall, is made of an electrically insulating material.
较佳的,该氧化层的材质为二氧化硅或氮化硅。Preferably, the oxide layer is made of silicon dioxide or silicon nitride.
进一步的,该氧化层的厚度略小于或不小于所述台阶的厚度。Further, the thickness of the oxide layer is slightly smaller or not smaller than the thickness of the step.
综上,本发明的有益效果包括:In summary, the beneficial effects of the present invention include:
如图6所示,此时,在氮化镓器件的台阶的侧壁上形成了一层氧化层,即侧墙。加入该侧墙后,使台阶的侧壁上的氧化层(即侧墙)与氮化镓器件的表面之间的角度远大于90°。如图7所示,在对氮化镓器件的表面垫积的金属层进行刻蚀时,可以完全的去除掉该台阶的前后两侧的金属层,避免金属刻蚀中台阶的前后两侧的侧壁金属残留,然后将台阶的左右两侧中一侧的金属层作为所述氮化镓器件的源极、另一侧的金属层作为所述氮化镓器件的漏极。如图8所示,80为台阶的左侧,81为台阶的右侧,82为台阶的前侧,83为台阶的后侧。加入了侧墙后,有效的防止氮化镓器件的源级和漏极之间的短接互连。图9为氮化镓器件刻蚀后的形貌示意图。As shown in FIG. 6 , at this time, a layer of oxide layer, that is, a sidewall, is formed on the sidewall of the step of the GaN device. After the sidewall is added, the angle between the oxide layer on the sidewall of the step (that is, the sidewall) and the surface of the GaN device is much larger than 90°. As shown in Figure 7, when etching the metal layer deposited on the surface of the gallium nitride device, the metal layer on the front and back sides of the step can be completely removed, avoiding the metal layer on the front and back sides of the step in metal etching. The sidewall metal remains, and then the metal layer on the left and right sides of the step is used as the source of the gallium nitride device, and the metal layer on the other side is used as the drain of the gallium nitride device. As shown in FIG. 8 , 80 is the left side of the step, 81 is the right side of the step, 82 is the front side of the step, and 83 is the rear side of the step. After the sidewall is added, the short-circuit interconnection between the source and the drain of the GaN device can be effectively prevented. FIG. 9 is a schematic diagram of the morphology of a gallium nitride device after etching.
以及,如图10所示,加入该侧墙后,可以有效的隔离栅极金属和该氮化镓器件的导电沟道,从而保护该氮化镓器件的导电沟道,防止该氮化镓器件漏电。And, as shown in Figure 10, after adding the spacer, the gate metal and the conductive channel of the GaN device can be effectively isolated, thereby protecting the conductive channel of the GaN device and preventing the GaN device from Leakage.
图11为氮化镓器件制作了源级、漏极和栅极后的结构示意图,其中110为台阶、111为位于台阶的左侧的源级(S)、112为位于台阶的右侧的漏极(D)、113为横跨台阶的栅极(G)、114为在台阶的侧壁上垫积的氧化层(即侧墙)。Figure 11 is a schematic diagram of the structure of the gallium nitride device after the source, drain and gate are fabricated, where 110 is the step, 111 is the source (S) on the left side of the step, and 112 is the drain on the right side of the step The electrode (D), 113 is the grid (G) across the step, and 114 is the oxide layer deposited on the side wall of the step (that is, the side wall).
显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明权利要求及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。Obviously, those skilled in the art can make various changes and modifications to the present invention without departing from the spirit and scope of the present invention. Thus, if these modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalent technologies, the present invention also intends to include these modifications and variations.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310172945.7A CN104143592B (en) | 2013-05-10 | 2013-05-10 | The processing method and gallium nitride device of a kind of gallium nitride device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310172945.7A CN104143592B (en) | 2013-05-10 | 2013-05-10 | The processing method and gallium nitride device of a kind of gallium nitride device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104143592A CN104143592A (en) | 2014-11-12 |
CN104143592B true CN104143592B (en) | 2017-09-26 |
Family
ID=51852725
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310172945.7A Active CN104143592B (en) | 2013-05-10 | 2013-05-10 | The processing method and gallium nitride device of a kind of gallium nitride device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104143592B (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101022128A (en) * | 2006-02-16 | 2007-08-22 | 松下电器产业株式会社 | Nitride semiconductor device and method for manufacturing same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7892974B2 (en) * | 2000-04-11 | 2011-02-22 | Cree, Inc. | Method of forming vias in silicon carbide and resulting devices and circuits |
JP2006086354A (en) * | 2004-09-16 | 2006-03-30 | Toshiba Corp | Nitride semiconductor device |
US7915643B2 (en) * | 2007-09-17 | 2011-03-29 | Transphorm Inc. | Enhancement mode gallium nitride power devices |
US8729486B2 (en) * | 2010-06-23 | 2014-05-20 | The Board Of Trustees Of The Leland Stanford Junior University | MODFET active pixel X-ray detector |
-
2013
- 2013-05-10 CN CN201310172945.7A patent/CN104143592B/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101022128A (en) * | 2006-02-16 | 2007-08-22 | 松下电器产业株式会社 | Nitride semiconductor device and method for manufacturing same |
Also Published As
Publication number | Publication date |
---|---|
CN104143592A (en) | 2014-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6345247B2 (en) | Method for selectively depositing diamond in thermal vias | |
CN104134689B (en) | A kind of HEMT device and preparation method | |
CN105655395B (en) | A kind of enhancement type high electron mobility transistor and preparation method thereof | |
CN110112215A (en) | Have both the normally-off power device and preparation method thereof of gate-dielectric and etching barrier layer functional structure | |
CN102629624A (en) | Metal-insulator-semiconductor (MIS) grid enhanced high electron mobility transistor (HEMT) device based on gallium nitride (GaN) and manufacture method of MIS grid enhanced HEMT device | |
CN103311289A (en) | High electron mobility transistor and method of manufacturing the same | |
CN104882477A (en) | Trench gate IGBT device and manufacturing method thereof | |
CN204946885U (en) | A kind of GaN base upside-down mounting HEMT device structure | |
CN103077891B (en) | Super-junction-based gallium nitride HEMT (High Electron Mobility Transistor) device and preparation method thereof | |
TW202115911A (en) | High electron mobility transistor and method of fabricating the same | |
CN105070701B (en) | A kind of GaN base upside-down mounting HEMT device structure and preparation method thereof | |
CN108807284B (en) | A kind of epitaxial bonding substrate and its manufacturing method | |
WO2024001276A1 (en) | Preparation method for si-based gan-hemt device | |
CN111627907B (en) | Semiconductor structure and forming method thereof | |
CN105448974B (en) | A kind of GaN base thin-film transistor structure and preparation method thereof | |
CN107230625A (en) | Gallium nitride transistor and its manufacture method | |
CN117080183B (en) | Diamond-single crystal AlN-GaN/AlGaN composite wafer and preparation method and application thereof | |
CN104143592B (en) | The processing method and gallium nitride device of a kind of gallium nitride device | |
CN103779409B (en) | Depletion-type AlGaN/GaN HEMT structure and manufacturing method thereof | |
WO2024113528A1 (en) | Vertical-conducting-channel enhanced si-based gan-hemt device, and fabricating method therefor | |
CN104979195B (en) | The preparation method of SiC Base HEMT device | |
TWI653666B (en) | Epitaxial bonding substrate and manufacturing method thereof | |
CN118472024B (en) | A GaN transistor with P-GaN source extension and a method for manufacturing the same | |
CN109192698B (en) | A method for GaN device isolation based on InGaN intercalation layer | |
CN113809153B (en) | Silicon carbide-based aluminum gallium nitride/gallium nitride micron line HEMT power device and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20220728 Address after: 518116 founder Microelectronics Industrial Park, No. 5, Baolong seventh Road, Baolong Industrial City, Longgang District, Shenzhen, Guangdong Province Patentee after: SHENZHEN FOUNDER MICROELECTRONICS Co.,Ltd. Address before: 100871, Beijing, Haidian District Cheng Fu Road 298, founder building, 9 floor Patentee before: PEKING UNIVERSITY FOUNDER GROUP Co.,Ltd. Patentee before: SHENZHEN FOUNDER MICROELECTRONICS Co.,Ltd. |
|
TR01 | Transfer of patent right |