[go: up one dir, main page]

CN104134613A - Thin film transistor and fabrication method thereof - Google Patents

Thin film transistor and fabrication method thereof Download PDF

Info

Publication number
CN104134613A
CN104134613A CN201410346471.8A CN201410346471A CN104134613A CN 104134613 A CN104134613 A CN 104134613A CN 201410346471 A CN201410346471 A CN 201410346471A CN 104134613 A CN104134613 A CN 104134613A
Authority
CN
China
Prior art keywords
layer
semiconductor layer
film transistor
thin film
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201410346471.8A
Other languages
Chinese (zh)
Other versions
CN104134613B (en
Inventor
高金字
吕雅茹
鍾享顯
陸文正
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CPTF Visual Display Fuzhou Ltd
Chunghwa Picture Tubes Ltd
Original Assignee
CPTF Visual Display Fuzhou Ltd
Chunghwa Picture Tubes Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CPTF Visual Display Fuzhou Ltd, Chunghwa Picture Tubes Ltd filed Critical CPTF Visual Display Fuzhou Ltd
Priority to CN201410346471.8A priority Critical patent/CN104134613B/en
Publication of CN104134613A publication Critical patent/CN104134613A/en
Application granted granted Critical
Publication of CN104134613B publication Critical patent/CN104134613B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00Subject matter not provided for in other groups of this subclass
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/674Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149Source or drain regions of field-effect devices
    • H10D62/151Source or drain regions of field-effect devices of IGFETs 

Landscapes

  • Thin Film Transistor (AREA)

Abstract

A fabrication method of a thin film transistor comprises the following steps of: forming a gate electrode on a substrate; forming a gate electrode insulation layer on the gate electrode; forming a patterned semiconductor layer on the gate electrode insulation layer; forming a source electrode on the patterned semiconductor layer; oxidizing the peripheral part of the source electrode to form an oxidization layer, wherein the oxidization layer covers the source electrode and a part of the patterned semiconductor layer; forming a protection layer and hydrogen ions, wherein the protection layer covers the oxidization layer and the patterned semiconductor layer; and doping the patterned semiconductor layer which is not covered with the oxidization layer with the hydrogen ions to form a drain electrode. The invention also provides the thin film transistor.

Description

A kind of thin-film transistor and manufacture method thereof
Technical field
The invention relates to a kind of thin-film transistor and manufacture method thereof, relate to especially a kind of jitty thin-film transistor and manufacture method thereof.
Background technology
In recent years, due to the progress of semiconductor fabrication, thin-film transistor (Thin-film transistor, TFT) processing procedure is also tending towards fast and is simple, make TFT be widely used in computer chip, chip for cell phone, TFT liquid crystal display (Liquid crystal display, LCD) etc.If when TFT is used in as LCD, TFT can be used as switch, control the picture element show image of LCD by the on/off of switch, therefore the switching between the on/off of TFT must be fast.What switch is whether quick relevant with the on electric current (Ion) of TFT, and the lifting of Ion can promote efficiency and the performance of TFT.And Ion is relevant with the ratio of length (L) with channel width (W), if the ratio of TFT width and length (W/L) is larger, Ion is larger.Therefore, the passage length of shortening TFT contributes to promote efficiency and the performance of TFT.
But, being limited to the limit of exposure machine equipment, current minimum feature and line-spacing are about 3 μ m, therefore the passage length of TFT cannot shorten by Jin mono-Walk, and the nargin that Ion is promoted is again limited, and then cannot effectively promote efficiency and the performance of TFT.In view of this efficiency and the performance that, how to promote TFT become an important topic.
Summary of the invention
The object of the present invention is to provide a kind of thin-film transistor (TFT) and manufacture method thereof, it can shorten TFT passage length, and effectively promotes efficiency and the performance of TFT.
The technical solution adopted in the present invention is:
A method of manufacturing thin-film transistor, comprises the following step: form gate on substrate; Form gate insulation layer on gate; Form patterned semiconductor layer in gate insulation layer; Form source electrode in patterned semiconductor layer; The peripheral part of oxidation source electrode is to form oxide layer, and wherein oxide layer covers the patterned semiconductor layer of source electrode and part; Form protective layer and hydrogen ion, wherein protective layer capping oxidation layer and patterned semiconductor layer; And the patterned semiconductor layer covering with the not oxidized layer of hydrogen ion doped, to form drain.
The step that forms patterned semiconductor layer more comprises: form semi-conducting material in gate insulation layer; Form photoresistance on semi-conducting material with half mode light shield; And taking photoresistance as shielding, semi-conducting material is carried out to etching, to form patterned semiconductor layer.
The metal that wherein material of this source electrode comprises easy oxidation, for example: aluminium, molybdenum, titanium.
Wherein be oxidized peripheral partly the comprising with nitrogen dioxide electricity slurry or oxygen plasma of this oxidation source electrode.
Wherein this protective layer and hydrogen ion are with monosilane (SiH 4) and ammonia (NH 3) form.
Wherein the thickness of this oxide layer is less than 3 μ m.
The present invention also provides a kind of thin-film transistor, comprises: substrate; Gate, is positioned on substrate; Gate insulation layer, is positioned on gate; Structure sheaf, is positioned in gate insulation layer, and structure sheaf comprises semiconductor layer and drain, and drain is adjacent with semiconductor layer is connected; Source electrode, is positioned on the semiconductor layer of part; Oxide layer, covers source electrode and the semiconductor layer not covered by source electrode; And protective layer, be positioned in drain and oxide layer, wherein, the thickness of this oxide layer is less than 3 μ m.
Wherein the material of this semiconductor layer comprises indium oxide gallium zinc (IGZO).
Wherein the material of this oxide layer comprises metal oxide.
Wherein the material of this protective layer comprises silicon nitride (Si 3n 4).
Advantage of the present invention is; to form oxide layer, and utilize the patterned semiconductor layer of the hydrogen ion doped part producing while forming protective layer by the peripheral part of oxidation source electrode, make it form drain; therefore can shorten TFT passage length, and then make efficiency and the performance boost of TFT.
Brief description of the drawings
Below in conjunction with the drawings and specific embodiments, the present invention is described in further details;
Generalized section after gate is formed on substrate when Fig. 1 is known technology manufacture thin-film transistor;
Fig. 2 is that known technology is manufactured gate insulation layer when thin-film transistor and is formed on gate, and the generalized section of semiconductor layer after being formed in gate insulation layer;
When Fig. 3 is known technology manufacture thin-film transistor, source/drain is formed at the generalized section of two rear flank of semiconductor layer;
Fig. 4 is the generalized section of the present invention after gate is formed on substrate while manufacturing thin-film transistor;
Fig. 5 is the generalized section of the present invention after gate insulation layer is formed on gate while manufacturing thin-film transistor;
Fig. 6 be the present invention while manufacturing thin-film transistor semiconductor layer material be formed in gate insulation layer, and form the generalized section of the first photoresistance after on semi-conducting material with half mode light shield;
Fig. 7 is that the present invention carries out etching as shielding to semi-conducting material taking the first photoresistance while manufacturing thin-film transistor, the semi-conducting material not covered by the first photoresistance is removed, to form the generalized section after patterned semiconductor layer;
Fig. 8 is that the present invention removes and stay the generalized section after the second photoresistance by the first photoresistance part while manufacturing thin-film transistor;
Fig. 9 is the generalized section of the present invention after source electrode material is formed on gate insulation layer, patterned semiconductor layer and the second photoresistance while manufacturing thin-film transistor;
Figure 10 is the generalized section of the present invention after the 3rd photoresistance is formed on the position that wish forms source electrode while manufacturing thin-film transistor;
Figure 11 is that the present invention is etched with the generalized section forming after source electrode while manufacturing thin-film transistor to source electrode material with the 3rd photoresistance;
Figure 12 is that the present invention removes to expose the generalized section after source electrode by the second photoresistance and the 3rd photoresistance while manufacturing thin-film transistor;
Figure 13 be the present invention while manufacturing thin-film transistor the peripheral part of source electrode oxidized to form oxide layer, wherein oxide layer covers the generalized section after the patterned semiconductor layer of not oxidized source electrode and part;
Figure 14 is the generalized section of a kind of thin-film transistor of the present invention;
Figure 15 is the enlarged drawing of the local A of a kind of thin-film transistor of the present invention.
Embodiment
Please refer to Fig. 1 to Fig. 3, it shows the generalized section of the thin-film transistor 100 of different fabrication stages of known technology.Gate 120 is formed on substrate 110 as shown in Figure 1.Then, as shown in Figure 2, gate insulation layer 130 is formed on gate 120, and semiconductor layer 140 is formed in gate insulation layer 130.Source/drain 150 is formed at the both sides of semiconductor layer 140 as shown in Figure 3, and wherein the region between two source/drains 150 is the passage 160 of thin-film transistor 100.The method of known technology manufacture thin-film transistor (TFT) is limited to the limit of exposure machine equipment, therefore minimum passage length is about 3 μ m at present, and cannot shorten by Jin mono-Walk.Therefore, the nargin of the on current boost of TFT is limited, and then cannot effectively promote the efficiency of TFT.
Therefore, the invention provides a kind of method of manufacturing thin-film transistor.Please refer to Fig. 4 to Figure 14, it shows the generalized section of the thin-film transistor 200 of different fabrication stages of the embodiment of the present invention.Gate 220 is formed on substrate 210 as shown in Figure 4.Then, as shown in Figure 5, gate insulation layer 230 is formed on gate 220.
Please refer to Fig. 6 to Fig. 8, it shows that the embodiment of the present invention forms the method for patterned semiconductor layer 240a.Semiconductor layer material 240 is formed in gate insulation layer 230 as shown in Figure 6, and forms the first photoresistance 250 on semi-conducting material 240 with half mode light shield (not illustrating).Then, as shown in Figure 7, as shielding, semi-conducting material 240 is carried out to etching taking the first photoresistance 250, the semi-conducting material 240 not covered by the first photoresistance 250 is removed, to form patterned semiconductor layer 240a.As shown in Figure 8 the first photoresistance 250 parts are removed and stay the second photoresistance 250a.The method that removes the first photoresistance 250 can be ashing (Ashing).Ashing is the process that most carbon hydrogen element in photoresist is changed into carbon dioxide, water and ash, and it can remove photoresistance not.
Half mode light shield (Half-tone mask) is to see through the film that plates one deck ' half sees through ' at light shield ground, uses the ratio that control light passes through, and reaches the effect of half exposure.After exposure, can present three kinds of exposure levels of exposed portion, half exposed portion and unexposed portion, therefore can form the photoresistance of two kinds of thickness after development.The present invention adopts half mode light shield to carry out etched object to be to expose follow-up wish and to form the position of source electrode.
Please refer to Fig. 9 to Figure 12, it shows that the embodiment of the present invention forms the method for source electrode 260a.First, as shown in Figure 9, source electrode material 260 is formed on gate insulation layer 230, patterned semiconductor layer 240a and the second photoresistance 250a.Then, as shown in figure 10, the 3rd photoresistance 252 is formed on the position of wish formation source electrode.With the 3rd photoresistance 252, source electrode material 260 is etched with and forms source electrode 260a as shown in figure 11.Afterwards, as shown in figure 12, the second photoresistance 250a and the 3rd photoresistance 252 are removed to expose source electrode 260a simultaneously.
Please refer to Figure 13, it shows that the embodiment of the present invention forms the method for oxide layer 270.As shown in figure 13, the peripheral part of source electrode 260a is oxidized to form oxide layer 270, and wherein oxide layer 270 covers the patterned semiconductor layer 240a of not oxidized source electrode 260b and part.
The material of source electrode is the metal being easily oxidized, for example: aluminium, molybdenum, titanium.The method of the peripheral part of oxidation source electrode can be oxidized with nitrogen dioxide electricity slurry or oxygen plasma.
Please refer to Figure 14, it shows that the embodiment of the present invention forms the method for protective layer 280 and drain 290.Form protective layer 280 and hydrogen ion (not illustrating), wherein protective layer 280 capping oxidation layers 270 and patterned semiconductor layer 240a.In one embodiment, protective layer 280 is with monosilane (SiH 4) and ammonia (NH 3) form, therefore can form the protective layer (Si that material is silicon nitride 3n 4protective layer), and produce hydrogen ion.The patterned semiconductor layer 240a covering with the not oxidized layer 270 of hydrogen ion doped, to form drain 290.And can not formed semiconductor layer 240b by the patterned semiconductor layer 240a of hydrogen ion doped.It should be noted that drain 290 is to be obtained through hydrogen ion doped by patterned semiconductor layer 240a, thus itself and semiconductor layer 240b (without the patterned semiconductor layer 240a of hydrogen ion doped) be located in gate insulation layer 230, and adjacent connection.
The material of patterned semiconductor layer can be metal-oxide semiconductor, for example: indium oxide gallium zinc (IGZO).In the time that material is IGZO, the IGZO of part understands positively charged and forms drain after hydrogen ion doped, and can not formed semiconductor layer by the IGZO of hydrogen ion doped.
It should be noted that; the object that method of the present invention forms oxide layer is protection patterned semiconductor layer (being the patterned semiconductor layer that oxidized layer covers) partly, avoids the patterned semiconductor layer of this part to be formed drain in the step of follow-up formation protective layer by hydrogen ion doped.Therefore, oxide layer of the present invention can separate source electrode and drain, and region between source electrode and drain is the channel of TFT, therefore the thickness of oxide layer is the passage length of TFT.If the method for oxidation is while being oxidized with electricity slurry, the radio-frequency power (RF power) that the passage length of TFT can be starched by electricity was controlled with the electricity slurry processing time.
In addition, source electrode and drain can replace mutually as the known technology in the technology of the present invention field, therefore source electrode 260b of the present invention (or 260a) also can be used as drain, and drain 290 also can be used as source electrode.
The present invention also provides a kind of thin-film transistor.Please refer to Figure 14, it shows the generalized section of one embodiment of the invention thin-film transistor 200.Thin-film transistor 200 comprises substrate 210; Gate 220, is positioned on substrate 210; Gate insulation layer 230, is positioned on gate 220; Structure sheaf 292, is positioned in gate insulation layer 230, comprises semiconductor layer 240b and drain 290, and drain 290 is adjacent with semiconductor layer 240b is connected; Source electrode 260b, is positioned on the semiconductor layer 240b of part; Oxide layer 270, covers source electrode 260b and the semiconductor layer 240b not covered by source electrode 260b; And protective layer 280, be positioned in drain 290 and oxide layer 270, wherein the thickness of oxide layer 270 is less than 3 μ m.Please refer to Figure 15, it shows the partial enlarged drawing A of Figure 14.Can be known the relevant position of learning semiconductor layer 240b, source electrode 260b, oxide layer 270 and drain 290 etc. by Figure 15, wherein the region between source electrode 260b and drain 290 is the passage 300 of thin-film transistor 200.Therefore, the thickness of oxide layer 270 is the length of passage 300.
The material of oxide layer is the oxide of the source electrode material of use, and in one embodiment, the material of oxide layer comprises metal oxide, for example: aluminium oxide, molybdenum oxide, titanium oxide.
TFT of the present invention and manufacture method thereof are utilized the characteristic of burning, can be by the peripheral part of oxidation source electrode to form oxide layer, and utilize the patterned semiconductor layer of the hydrogen ion doped part producing while forming protective layer, make it form drain.Because oxide layer can protect the patterned semiconductor layer of part not by hydrogen ion doped, therefore source electrode and drain can be separated.Mode can break through TFT passage length and be limited to the predicament of exposure machine ability by this, with existing equipment and processing procedure, can shorten the channel length of TFT, there is to produce the jitty TFT that channel length is less than 3 μ m, and then on electric current is significantly promoted, and effectively promote efficiency and the performance of TFT.
In sum, do not departing under the prerequisite of true spirit of the present invention and scope, various apparent change and replacement to those skilled in the art, within all should being included in the scope that the claims in the present invention book contains.

Claims (10)

1. 一种制造薄膜晶体管的方法,其特征在于:其包含下列步骤: 1. A method for manufacturing thin film transistors, characterized in that: it comprises the following steps: 形成一闸极于一基板上; forming a gate on a substrate; 形成一闸极绝缘层于该闸极上; forming a gate insulating layer on the gate; 形成一图案化半导体层于该闸极绝缘层上; forming a patterned semiconductor layer on the gate insulating layer; 形成一源极于该图案化半导体层上; forming a source on the patterned semiconductor layer; 氧化该源极的外围部份以形成一氧化层,其中该氧化层覆盖该源极及部分的该图案化半导体层; Oxidizing the peripheral portion of the source to form an oxide layer, wherein the oxide layer covers the source and part of the patterned semiconductor layer; 形成一保护层与氢离子,其中该保护层覆盖该氧化层与该图案化半导体层; forming a protection layer and hydrogen ions, wherein the protection layer covers the oxide layer and the patterned semiconductor layer; 以及以该氢离子掺杂未被该氧化层覆盖的该图案化半导体层,以形成一汲极。 and doping the patterned semiconductor layer not covered by the oxide layer with the hydrogen ions to form a drain. 2. 根据权利要求1所述的一种制造薄膜晶体管的方法,其特征在于:所述形成该图案化半导体层的步骤包含: 2. A method for manufacturing a thin film transistor according to claim 1, wherein the step of forming the patterned semiconductor layer comprises: 形成一半导体材料于该闸极绝缘层上; forming a semiconductor material on the gate insulating layer; 以一半调式光罩形成一光阻于该半导体材料上; forming a photoresist on the semiconductor material with a half tone mask; 以及以该光阻为屏蔽对该半导体材料进行蚀刻,以形成该图案化半导体层。 and etching the semiconductor material by using the photoresist as a mask to form the patterned semiconductor layer. 3.根据权利要求1所述的一种制造薄膜晶体管的方法,其特征在于:所述源极的材料包含容易氧化的金属。 3 . The method for manufacturing a thin film transistor according to claim 1 , wherein the material of the source electrode includes metal that is easily oxidized. 4 . 4.根据权利要求1所述的一种制造薄膜晶体管的方法,其特征在于:所述氧化该源极的外围部份包含以二氧化氮电浆或氧气电浆进行氧化。 4. A method for manufacturing a thin film transistor according to claim 1, wherein said oxidizing the peripheral portion of the source comprises oxidizing with nitrogen dioxide plasma or oxygen plasma. 5.根据权利要求1所述的一种制造薄膜晶体管的方法,其特征在于:所述保护层与该氢离子系以甲硅烷(SiH4)与氨(NH3)形成。 5 . The method for manufacturing a thin film transistor according to claim 1 , wherein the protective layer and the hydrogen ions are formed by monosilane (SiH 4 ) and ammonia (NH 3 ). 6.根据权利要求1所述的一种制造薄膜晶体管的方法,其特征在于:所述氧化层的厚度小于3μm。 6. A method for manufacturing a thin film transistor according to claim 1, wherein the thickness of the oxide layer is less than 3 μm. 7. 一种薄膜晶体管,采用权利要求1-6之一的方法制造而成,其特征在于:其包含: 7. A thin film transistor manufactured by the method according to any one of claims 1-6, characterized in that: it comprises: 一基板; a substrate; 一闸极,位于该基板上; a gate located on the substrate; 一闸极绝缘层,位于该闸极上; a gate insulating layer on the gate; 一结构层,位于该闸极绝缘层上,该结构层包含一半导体层以及一汲极,该汲极与半导体层相邻连接; a structural layer located on the gate insulating layer, the structural layer includes a semiconductor layer and a drain, and the drain is adjacently connected to the semiconductor layer; 一源极,位于部分的该半导体层上; a source electrode located on a portion of the semiconductor layer; 一氧化层,覆盖该源极与未被该源极覆盖的该半导体层; an oxide layer covering the source and the semiconductor layer not covered by the source; 以及一保护层,位于该汲极与该氧化层上,其中,该氧化层的厚度小于3μm。 and a protection layer located on the drain and the oxide layer, wherein the thickness of the oxide layer is less than 3 μm. 8.根据权利要求7所述的一种薄膜晶体管,其特征在于:所述半导体层的材料包含氧化铟镓锌(IGZO)。 8. The thin film transistor according to claim 7, wherein the material of the semiconductor layer comprises indium gallium zinc oxide (IGZO). 9.根据权利要求7所述的一种薄膜晶体管,其特征在于:所述氧化层的材料包含金属氧化物。 9. The thin film transistor according to claim 7, wherein the material of the oxide layer comprises metal oxide. 10.根据权利要求7所述的一种薄膜晶体管,其特征在于:所述保护层的材料包含氮化硅(Si3N4)。 10 . The thin film transistor according to claim 7 , wherein the protective layer is made of silicon nitride (Si 3 N 4 ).
CN201410346471.8A 2014-07-21 2014-07-21 A kind of thin film transistor (TFT) and its manufacturing method Expired - Fee Related CN104134613B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410346471.8A CN104134613B (en) 2014-07-21 2014-07-21 A kind of thin film transistor (TFT) and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410346471.8A CN104134613B (en) 2014-07-21 2014-07-21 A kind of thin film transistor (TFT) and its manufacturing method

Publications (2)

Publication Number Publication Date
CN104134613A true CN104134613A (en) 2014-11-05
CN104134613B CN104134613B (en) 2018-12-11

Family

ID=51807249

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410346471.8A Expired - Fee Related CN104134613B (en) 2014-07-21 2014-07-21 A kind of thin film transistor (TFT) and its manufacturing method

Country Status (1)

Country Link
CN (1) CN104134613B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040086807A1 (en) * 2002-11-06 2004-05-06 Chih-Yu Peng Method of fabricating thin film transistor
CN1710721A (en) * 2004-06-17 2005-12-21 三星Sdi株式会社 Thin film transistor, manufacturing method thereof, and flat panel display
US20100133530A1 (en) * 2008-11-28 2010-06-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
CN101924064A (en) * 2010-09-17 2010-12-22 华映光电股份有限公司 Making method of thin film transistor array substrate
CN102184866A (en) * 2011-04-21 2011-09-14 福建华映显示科技有限公司 Thin-film transistor and manufacturing method thereof
CN103915508A (en) * 2013-01-17 2014-07-09 上海天马微电子有限公司 Oxide thin film transistor with bottom gate structure and manufacturing method thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040086807A1 (en) * 2002-11-06 2004-05-06 Chih-Yu Peng Method of fabricating thin film transistor
CN1710721A (en) * 2004-06-17 2005-12-21 三星Sdi株式会社 Thin film transistor, manufacturing method thereof, and flat panel display
US20100133530A1 (en) * 2008-11-28 2010-06-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
CN101924064A (en) * 2010-09-17 2010-12-22 华映光电股份有限公司 Making method of thin film transistor array substrate
CN102184866A (en) * 2011-04-21 2011-09-14 福建华映显示科技有限公司 Thin-film transistor and manufacturing method thereof
CN103915508A (en) * 2013-01-17 2014-07-09 上海天马微电子有限公司 Oxide thin film transistor with bottom gate structure and manufacturing method thereof

Also Published As

Publication number Publication date
CN104134613B (en) 2018-12-11

Similar Documents

Publication Publication Date Title
US9520422B2 (en) Oxide thin film transistor and manufacturing method thereof, array substrate and display device
CN104681627B (en) Array substrate, thin film transistor and manufacturing method, display device
US10916568B2 (en) Manufacturing method of display substrate, array substrate and display device
CN104409518B (en) Thin film transistor (TFT) and preparation method thereof
CN104966698B (en) Array substrate, the manufacturing method of array substrate and display device
CN105990449A (en) Thin film transistor and manufacturing method thereof
US20160313622A1 (en) Display substrate, its manufacturing method, and display device
WO2018113214A1 (en) Thin film transistor and manufacturing method therefor, display substrate and display device
CN108231553B (en) Manufacturing method of thin film transistor and manufacturing method of array substrate
CN105185714A (en) Thin-film transistor and manufacturing method thereof, display substrate and display device
CN103578984B (en) Semiconductor element and its manufacturing method
CN105428367A (en) Pixel structure and manufacturing method thereof
CN104241139B (en) Make the method and thin film transistor (TFT) of thin film transistor (TFT)
KR20130062726A (en) Thin film transistor and method of manufacturing the same
CN103972245A (en) Pixel structure and manufacturing method thereof
US9923099B2 (en) TFT with oxide layer on IGZO semiconductor active layer
JP5558222B2 (en) Method for manufacturing thin film transistor substrate
CN106206615B (en) Manufacturing method of array substrate
CN104766819B (en) Pixel substrate and manufacturing method thereof
CN105321964A (en) Pixel structure and manufacturing method thereof
CN104134613A (en) Thin film transistor and fabrication method thereof
EP3267473B1 (en) Pixel structure manufacturing method
CN103838047A (en) Array substrate, manufacturing method thereof and display device
CN109037146B (en) Fabrication method of array substrate, array substrate and display device
CN105405894B (en) Thin film transistor and method of manufacturing the same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20181211

CF01 Termination of patent right due to non-payment of annual fee