[go: up one dir, main page]

CN104078329A - Method for forming self-aligned multiple graphs - Google Patents

Method for forming self-aligned multiple graphs Download PDF

Info

Publication number
CN104078329A
CN104078329A CN201310106682.XA CN201310106682A CN104078329A CN 104078329 A CN104078329 A CN 104078329A CN 201310106682 A CN201310106682 A CN 201310106682A CN 104078329 A CN104078329 A CN 104078329A
Authority
CN
China
Prior art keywords
layer
mask
sacrificial layer
etched
sacrificial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310106682.XA
Other languages
Chinese (zh)
Other versions
CN104078329B (en
Inventor
尚飞
何其旸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Manufacturing International Shanghai Corp
Original Assignee
Semiconductor Manufacturing International Shanghai Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Manufacturing International Shanghai Corp filed Critical Semiconductor Manufacturing International Shanghai Corp
Priority to CN201310106682.XA priority Critical patent/CN104078329B/en
Publication of CN104078329A publication Critical patent/CN104078329A/en
Application granted granted Critical
Publication of CN104078329B publication Critical patent/CN104078329B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0338Process specially adapted to improve the resolution of the mask

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

一种自对准多重图形的形成方法,包括:待刻蚀层的部分表面具有若干分立的第一牺牲层,相邻第一牺牲层之间暴露出待刻蚀层表面,第一牺牲层表面具有第二牺牲层;沿第二牺牲层的侧壁表面去除部分第二牺牲层,并暴露出部分第一牺牲层表面;在待刻蚀层、第一牺牲层和第二牺牲层表面形成掩膜薄膜;回刻蚀掩膜薄膜,在第二牺牲层两侧的第一牺牲层表面形成第二掩膜,在第一牺牲层两侧的待刻蚀层表面形成第一掩膜;在形成第一掩膜和第二掩膜之后,去除第二牺牲层;在去除第二牺牲层之后,以第二掩膜为掩膜,刻蚀第一牺牲层直至暴露出待刻蚀层为止,刻蚀后的第一牺牲层形成第三掩膜。本发明自对准多重图形的形成方法简单,所形成的自对准多重图形精确。

A method for forming self-aligned multiple patterns, comprising: a part of the surface of the layer to be etched has several discrete first sacrificial layers, the surface of the layer to be etched is exposed between adjacent first sacrificial layers, and the surface of the first sacrificial layer is Having a second sacrificial layer; removing part of the second sacrificial layer along the sidewall surface of the second sacrificial layer, and exposing part of the surface of the first sacrificial layer; forming a mask on the layer to be etched, the first sacrificial layer and the surface of the second sacrificial layer film; etching back the mask film, forming a second mask on the surface of the first sacrificial layer on both sides of the second sacrificial layer, and forming a first mask on the surface of the layer to be etched on both sides of the first sacrificial layer; After the first mask and the second mask, remove the second sacrificial layer; after removing the second sacrificial layer, use the second mask as a mask to etch the first sacrificial layer until the layer to be etched is exposed, and etch The etched first sacrificial layer forms a third mask. The method for forming self-alignment multiple patterns of the present invention is simple, and the formed self-alignment multiple patterns are accurate.

Description

自对准多重图形的形成方法Method for forming self-aligned multiple patterns

技术领域technical field

本发明涉及半导体制造技术领域,尤其涉及一种自对准多重图形的形成方法。The invention relates to the technical field of semiconductor manufacturing, in particular to a method for forming self-aligned multiple patterns.

背景技术Background technique

随着半导体技术的不断进步,半导体器件的工艺节点正不断减小。然而,由于受到现有的光刻工艺精度的限制,以现有的光刻工艺形成的掩膜图形难以满足半导体器件特征尺寸持续减小的需求,遏制了半导体技术的发展。With the continuous progress of semiconductor technology, the process nodes of semiconductor devices are continuously reduced. However, due to the limitation of the precision of the existing photolithography process, the mask pattern formed by the existing photolithography process is difficult to meet the demand for continuous reduction of the feature size of semiconductor devices, which hinders the development of semiconductor technology.

为了在现有的光刻工艺的基础上,能够进一步缩小半导体器件的尺寸,现有技术提出了一种多重图形化工艺。其中,自对准四重图形化工艺(SaDDP,Self-aligned Double Double Patterning)因其能够形成更小尺寸掩膜而具有应用前景。图1至图4是现有技术的采用自对准四重图化工艺形成掩膜的过程的剖面结构示意图,包括:In order to further reduce the size of the semiconductor device on the basis of the existing photolithography process, a multi-patterning process is proposed in the prior art. Among them, the self-aligned quadruple patterning process (SaDDP, Self-aligned Double Double Patterning) has application prospects because it can form smaller-sized masks. 1 to 4 are schematic cross-sectional structural diagrams of the process of forming a mask using a self-aligned quadruple patterning process in the prior art, including:

请参考图1,在待刻蚀层100表面形成第一牺牲层101,所述第一牺牲层101形成工艺为:在待刻蚀层100表面形成第一牺牲薄膜;在所述第一牺牲薄膜的部分表面形成若干分立的光刻胶层;以所述光刻胶层为掩膜刻蚀所述第一牺牲薄膜直至暴露出待刻蚀层100为止。Please refer to FIG. 1, a first sacrificial layer 101 is formed on the surface of the layer to be etched 100, and the formation process of the first sacrificial layer 101 is: a first sacrificial film is formed on the surface of the layer to be etched 100; Several discrete photoresist layers are formed on part of the surface; the first sacrificial film is etched using the photoresist layer as a mask until the layer 100 to be etched is exposed.

请参考图2,在待刻蚀层100和第一牺牲层101表面沉积第二牺牲薄膜(未示出);回刻蚀所述第二牺牲薄膜直至暴露出第一牺牲层101为止,在所述第一牺牲层101两侧的待刻蚀层100表面形成第二牺牲层102。Referring to FIG. 2, a second sacrificial film (not shown) is deposited on the surface of the layer to be etched 100 and the first sacrificial layer 101; the second sacrificial film is etched back until the first sacrificial layer 101 is exposed. A second sacrificial layer 102 is formed on the surface of the layer to be etched 100 on both sides of the first sacrificial layer 101 .

请参考图3,在形成第二牺牲层102之后,去除第一牺牲层101(如图2所示);在去除第一牺牲层101之后,在所述第二牺牲层102表面沉积掩膜薄膜(未示出);回刻蚀所述掩膜薄膜直至暴露出第二牺牲层102为止,在所述第二牺牲层102两侧的待刻蚀层100表面形成掩膜层103。Please refer to FIG. 3 , after forming the second sacrificial layer 102 , remove the first sacrificial layer 101 (as shown in FIG. 2 ); after removing the first sacrificial layer 101 , deposit a mask film on the surface of the second sacrificial layer 102 (not shown); etch back the mask film until the second sacrificial layer 102 is exposed, and form a mask layer 103 on the surface of the layer to be etched 100 on both sides of the second sacrificial layer 102 .

请参考图4,在形成掩膜层103之后,去除所述第二牺牲层102(如图3所示)。后续能够采用所述掩膜层103刻蚀待刻蚀层100。Referring to FIG. 4 , after the mask layer 103 is formed, the second sacrificial layer 102 (as shown in FIG. 3 ) is removed. Subsequently, the mask layer 103 can be used to etch the layer 100 to be etched.

然而,现有的自对准四重图化工艺复杂,会增加工艺时间和成本。However, the existing self-aligned quadruple patterning process is complicated, which will increase the process time and cost.

更多多重图形化工艺的相关资料请参考公开号为US2012085733A1的美国专利文件。For more information about the multiple patterning process, please refer to the US patent document with publication number US2012085733A1.

发明内容Contents of the invention

本发明解决的问题是提供一种自对准多重图形的形成方法,能够简化自对准多重图形的形成方法,节省成本。The problem to be solved by the present invention is to provide a method for forming self-aligned multiple patterns, which can simplify the method for forming self-aligned multiple patterns and save costs.

为解决上述问题,本发明提供一种自对准多重图形的形成方法,包括:提供待刻蚀层,所述待刻蚀层的部分表面具有若干分立的第一牺牲层,相邻第一牺牲层之间暴露出待刻蚀层表面,所述第一牺牲层表面具有第二牺牲层;沿所述第二牺牲层的侧壁表面去除部分所述第二牺牲层,使所述第二牺牲层的尺寸缩小,并暴露出部分第一牺牲层表面;在所述待刻蚀层、第一牺牲层和第二牺牲层表面形成掩膜薄膜;回刻蚀所述掩膜薄膜,直至暴露出第一牺牲层和第二牺牲层表面为止,在第二牺牲层两侧的第一牺牲层表面形成第二掩膜,在第一牺牲层两侧的待刻蚀层表面形成第一掩膜;在形成第一掩膜和第二掩膜之后,去除所述第二牺牲层。In order to solve the above problems, the present invention provides a method for forming self-aligned multiple patterns, including: providing a layer to be etched, a part of the surface of the layer to be etched has a number of discrete first sacrificial layers, adjacent to the first sacrificial layer The surface of the layer to be etched is exposed between the layers, and the surface of the first sacrificial layer has a second sacrificial layer; part of the second sacrificial layer is removed along the side wall surface of the second sacrificial layer, so that the second sacrificial layer The size of the layer is reduced, and part of the surface of the first sacrificial layer is exposed; a mask film is formed on the surface of the layer to be etched, the first sacrificial layer, and the second sacrificial layer; the mask film is etched back until the exposed As far as the surface of the first sacrificial layer and the surface of the second sacrificial layer, a second mask is formed on the surface of the first sacrificial layer on both sides of the second sacrificial layer, and a first mask is formed on the surface of the layer to be etched on both sides of the first sacrificial layer; After forming the first mask and the second mask, the second sacrificial layer is removed.

可选的,还包括:在去除所述第二牺牲层之后,以所述第二掩膜为掩膜,刻蚀所述第一牺牲层直至暴露出待刻蚀层为止,刻蚀后的第一牺牲层形成第三掩膜。Optionally, further comprising: after removing the second sacrificial layer, using the second mask as a mask, etching the first sacrificial layer until the layer to be etched is exposed, and the etched second A sacrificial layer forms the third mask.

可选的,沿所述第二牺牲层的侧壁表面去除部分厚度的工艺为等离子体干法刻蚀工艺,所述等离子体干法刻蚀工艺的参数为:气压为0毫托~50毫托,偏压为0伏~100伏,刻蚀气体总流量为100标准毫升/分钟~500标准毫升/分钟。Optionally, the process of removing part of the thickness along the sidewall surface of the second sacrificial layer is a plasma dry etching process, and the parameters of the plasma dry etching process are: the gas pressure is 0 millitorr to 50 millitorr Torr, the bias voltage is 0 volts to 100 volts, and the total flow rate of etching gas is 100 standard ml/min to 500 standard ml/min.

可选的,所述第二牺牲层的材料与第一牺牲层的材料不同,所述第二牺牲层的材料为多晶硅、无定形碳、氧化硅或氮化硅。Optionally, the material of the second sacrificial layer is different from that of the first sacrificial layer, and the material of the second sacrificial layer is polysilicon, amorphous carbon, silicon oxide or silicon nitride.

可选的,当所述第二牺牲层的材料为多晶硅时,刻蚀气体包括溴化氢和氧气,所述溴化氢和氧气的体积比为1:1~30:1;当所述第二牺牲层的材料为氧化硅时,刻蚀气体包括六氟化四碳和氦气,所述六氟化四碳和氦气的体积比为1:1~40:1;当所述第二牺牲层的材料为氮化硅时,刻蚀气体包括一氟甲烷和氦气,所述一氟甲烷和氦气的体积比为1:1~40:1。Optionally, when the material of the second sacrificial layer is polysilicon, the etching gas includes hydrogen bromide and oxygen, and the volume ratio of hydrogen bromide and oxygen is 1:1-30:1; when the second When the material of the second sacrificial layer is silicon oxide, the etching gas includes tetracarbon hexafluoride and helium, and the volume ratio of tetracarbon hexafluoride and helium is 1:1 to 40:1; when the second When the material of the sacrificial layer is silicon nitride, the etching gas includes fluoromethane and helium, and the volume ratio of the fluoromethane to helium is 1:1˜40:1.

可选的,还包括:在缩小第二牺牲层尺寸之前,在所述第二牺牲层表面形成若干重叠设置的牺牲层,所述若干重叠的牺牲层的尺寸均与第一牺牲层和第二牺牲层一致,所述若干牺牲层的材料均不同,若干牺牲层与第一牺牲层或第二牺牲层的材料不同;在形成掩膜薄膜之前,沿各层牺牲层的侧壁表面去除部分厚度,使每层牺牲层的尺寸均小于位于该层牺牲层下一层牺牲层的尺寸,并暴露出位于该层牺牲层下一层的部分牺牲层表面,且所述牺牲层暴露出部分第二牺牲层表面;所述掩膜薄膜还形成于所述若干重叠的牺牲层的侧壁和顶部表面;回刻蚀所述掩膜薄膜时,还暴露出若干重叠的牺牲层顶部表面,分别在每层牺牲层两侧、位于该层下一层的牺牲层表面形成第四掩膜;去除位于顶部的牺牲层,并以所述第四掩膜刻蚀若干重叠的牺牲层、第二牺牲层和第一牺牲层直至暴露出待刻蚀层为止。Optionally, it also includes: before reducing the size of the second sacrificial layer, forming several overlapping sacrificial layers on the surface of the second sacrificial layer, the size of the several overlapping sacrificial layers is the same as that of the first sacrificial layer and the second sacrifice layer. The sacrificial layers are the same, the materials of the several sacrificial layers are all different, and the materials of the several sacrificial layers are different from the first sacrificial layer or the second sacrificial layer; , so that the size of each sacrificial layer is smaller than the size of the sacrificial layer below the sacrificial layer, and exposes part of the surface of the sacrificial layer located under the sacrificial layer, and the sacrificial layer exposes part of the second sacrificial layer The surface of the sacrificial layer; the mask film is also formed on the sidewalls and top surfaces of the several overlapping sacrificial layers; when the mask film is etched back, the top surface of some overlapping sacrificial layers is also exposed, respectively in each A fourth mask is formed on both sides of the sacrificial layer and on the surface of the sacrificial layer below the layer; the sacrificial layer at the top is removed, and several overlapping sacrificial layers, the second sacrificial layer and the sacrificial layer are etched with the fourth mask. The first sacrificial layer is until the layer to be etched is exposed.

可选的,所述若干重叠的牺牲层为1~4层,所述若干重叠的牺牲层的材料为多晶硅、无定形碳、氧化硅或氮化硅;沿各层牺牲层的侧壁表面去除部分厚度的工艺为等离子体干法刻蚀工艺,所述等离子体干法刻蚀工艺的参数为:气压为0毫托~50毫托,偏压为0伏~100伏,刻蚀气体总流量为100标准毫升/分钟~500标准毫升/分钟;当所述牺牲层的材料为多晶硅时,刻蚀气体包括溴化氢和氧气,所述溴化氢和氧气的体积比为1:1~30:1;当所述牺牲层的材料为氧化硅时,刻蚀气体包括六氟化四碳和氦气,所述六氟化四碳和氦气的体积比为1:1~40:1;当所述牺牲层的材料为氮化硅时,刻蚀气体包括一氟甲烷和氦气,所述一氟甲烷和氦气的体积比为1:1~40:1。Optionally, the number of overlapping sacrificial layers is 1 to 4 layers, and the material of the several overlapping sacrificial layers is polysilicon, amorphous carbon, silicon oxide or silicon nitride; The partial thickness process is a plasma dry etching process, and the parameters of the plasma dry etching process are: the gas pressure is 0 mTorr to 50 mTorr, the bias voltage is 0 V to 100 V, the total flow rate of the etching gas 100 standard ml/min to 500 standard ml/min; when the material of the sacrificial layer is polysilicon, the etching gas includes hydrogen bromide and oxygen, and the volume ratio of hydrogen bromide and oxygen is 1:1 to 30 : 1; when the material of the sacrificial layer is silicon oxide, the etching gas includes tetracarbon hexafluoride and helium, and the volume ratio of tetracarbon hexafluoride and helium is 1:1 to 40:1; When the material of the sacrificial layer is silicon nitride, the etching gas includes fluoromethane and helium, and the volume ratio of the fluoromethane to helium is 1:1˜40:1.

可选的,所述第一牺牲层和第二牺牲层的形成方法为:在待刻蚀层表面沉积第一牺牲薄膜;在第一牺牲薄膜表面沉积第二牺牲薄膜;在所述第二牺牲薄膜表面形成图形化层,所述图形化层定义了若干第一牺牲层和第二牺牲层的位置和形状;以所述图形化层为掩膜,刻蚀所述第二牺牲薄膜和第一牺牲薄膜直至暴露出待刻蚀层为止,形成第一牺牲层和第二牺牲层。Optionally, the method for forming the first sacrificial layer and the second sacrificial layer is: depositing a first sacrificial film on the surface of the layer to be etched; depositing a second sacrificial film on the surface of the first sacrificial film; A patterned layer is formed on the surface of the film, and the patterned layer defines the positions and shapes of several first sacrificial layers and second sacrificial layers; using the patterned layer as a mask, etching the second sacrificial film and the first sacrificial layer Sacrifice the film until the layer to be etched is exposed to form a first sacrificial layer and a second sacrificial layer.

可选的,所述图形化层的形成工艺为光刻工艺、纳米印刷工艺或定向自组装工艺。Optionally, the formation process of the patterned layer is a photolithography process, a nano-printing process or an directed self-assembly process.

可选的,所述刻蚀第二牺牲薄膜和第一牺牲薄膜的工艺为各向异性的干法刻蚀工艺。Optionally, the process of etching the second sacrificial film and the first sacrificial film is an anisotropic dry etching process.

可选的,在缩小第二牺牲层的尺寸之前,所述第二牺牲层的厚度比第一牺牲层的厚度薄。Optionally, before reducing the size of the second sacrificial layer, the thickness of the second sacrificial layer is thinner than that of the first sacrificial layer.

可选的,所述掩膜薄膜、第一牺牲层或第二牺牲层的材料为多晶硅、无定形碳、氧化硅或氮化硅,且所述掩膜薄膜的材料与第一牺牲层或第二牺牲层的材料不同。Optionally, the material of the mask film, the first sacrificial layer or the second sacrificial layer is polysilicon, amorphous carbon, silicon oxide or silicon nitride, and the material of the mask film is the same as that of the first sacrificial layer or the second sacrificial layer. The materials of the two sacrificial layers are different.

可选的,去除第二牺牲层的工艺为干法刻蚀工艺或湿法刻蚀工艺。Optionally, the process for removing the second sacrificial layer is a dry etching process or a wet etching process.

可选的,所述掩膜薄膜的形成工艺为原子层沉积工艺或化学气相沉积工艺。Optionally, the formation process of the mask film is an atomic layer deposition process or a chemical vapor deposition process.

可选的,所述掩膜薄膜的厚度小于沿所述第二牺牲层的侧壁表面所去除的厚度尺寸。Optionally, the thickness of the mask film is smaller than the thickness removed along the sidewall surface of the second sacrificial layer.

可选的,所述待刻蚀层为半导体衬底。Optionally, the layer to be etched is a semiconductor substrate.

可选的,还包括:提供半导体衬底,所述待刻蚀层位于所述半导体衬底表面。Optionally, the method further includes: providing a semiconductor substrate, the layer to be etched is located on the surface of the semiconductor substrate.

可选的,还包括:位于所述半导体衬底和待刻蚀层之间的器件层,所述器件层包括半导体器件和电隔离所述半导体器件的介质层。Optionally, further comprising: a device layer located between the semiconductor substrate and the layer to be etched, the device layer including a semiconductor device and a dielectric layer electrically isolating the semiconductor device.

可选的,所述待刻蚀层为多晶硅层、金属层或介质层。Optionally, the layer to be etched is a polysilicon layer, a metal layer or a dielectric layer.

可选的,所述半导体衬底为硅衬底。Optionally, the semiconductor substrate is a silicon substrate.

可选的,在形成第三掩膜之后,以所述第一掩膜和第三掩膜为掩膜,刻蚀所述待刻蚀层。Optionally, after forming the third mask, the layer to be etched is etched using the first mask and the third mask as masks.

与现有技术相比,本发明的技术方案具有以下优点:Compared with the prior art, the technical solution of the present invention has the following advantages:

待刻蚀层表面具有第一牺牲层,所述第一牺牲层表面具有第二牺牲层;自所述第二牺牲层的侧壁表面减薄部分厚度,使第二牺牲层尺寸减小,并暴露出部分第一牺牲层表面;后续仅需在待刻蚀层、第一牺牲层和第二牺牲层表面形成一层掩膜薄膜,并采用一次回刻蚀工艺刻蚀所述掩膜薄膜,即能够同时在第一牺牲层两侧的待刻蚀层表面形成第一掩膜,在第二牺牲层两侧的第一牺牲层表面形成第二掩膜,继而形成自对准四重图形。所述自对准四重图形仅采用一次沉积工艺和一次回刻蚀工艺形成,形成方法简单,简化工艺步骤、节省原材料、降低成本。The surface of the layer to be etched has a first sacrificial layer, and the surface of the first sacrificial layer has a second sacrificial layer; part of the thickness is thinned from the side wall surface of the second sacrificial layer, so that the size of the second sacrificial layer is reduced, and Part of the surface of the first sacrificial layer is exposed; subsequently, only a mask film needs to be formed on the surface of the layer to be etched, the first sacrificial layer, and the second sacrificial layer, and the mask film is etched by an etch-back process once, That is, it is possible to simultaneously form a first mask on the surface of the layer to be etched on both sides of the first sacrificial layer, and form a second mask on the surface of the first sacrificial layer on both sides of the second sacrificial layer, and then form a self-aligned quadruple pattern. The self-aligned quadruple pattern is formed only by one deposition process and one etch-back process, the formation method is simple, the process steps are simplified, raw materials are saved, and costs are reduced.

进一步,自所述第二牺牲层侧壁表面减薄部分厚度的工艺为等离子体干法刻蚀工艺,且在所述等离子体干法刻蚀工艺中,通过调整气压(pressure)、偏压(bias)及气体总流量,实现所述刻蚀工艺对于平行于待刻蚀层表面方向的刻蚀速率、大于垂直于待刻蚀层表面方向的刻蚀速率,使所述刻蚀工艺能够自第二牺牲层的侧壁表面去除部分第二牺牲层;同时,所述第二牺牲层垂直于待刻蚀层表面方向的尺寸减少量少。刻蚀后的第二牺牲层平行于待刻蚀层表面方向的尺寸小于第一牺牲层的,后续能够仅形成一层掩膜薄膜,并仅通过一次回刻蚀工艺既能够同时形成第一掩膜和第二掩膜,继而形成自对准四重图形。Further, the process of thinning part of the thickness from the sidewall surface of the second sacrificial layer is a plasma dry etching process, and in the plasma dry etching process, by adjusting the pressure, bias ( bias) and the total gas flow rate, so that the etching rate of the etching process in the direction parallel to the surface of the layer to be etched is greater than the etching rate in the direction perpendicular to the surface of the layer to be etched, so that the etching process can start from the first Part of the second sacrificial layer is removed from the sidewall surface of the second sacrificial layer; meanwhile, the size reduction of the second sacrificial layer perpendicular to the surface of the layer to be etched is small. If the size of the etched second sacrificial layer parallel to the surface of the layer to be etched is smaller than that of the first sacrificial layer, only one layer of mask film can be formed subsequently, and the first mask film can be formed at the same time only through one etch-back process. film and a second mask, and then form a self-aligned quadruple pattern.

进一步的,所述第二牺牲层的厚度比第一牺牲层的厚度薄,则后续形成于第一牺牲层两侧的第一掩膜的高度、比形成于第二牺牲层两侧的第二掩膜的高度高;当去除所述第二牺牲层后,以及以第二掩膜为掩膜刻蚀第一牺牲层后,能够保证所述第一掩膜具有足够多的高度和尺寸,以便所述第一掩膜后续能够作为刻蚀待刻蚀层的掩膜,从而保证了刻蚀图形的稳定性。Further, the thickness of the second sacrificial layer is thinner than that of the first sacrificial layer, then the height of the first mask subsequently formed on both sides of the first sacrificial layer is higher than that of the second mask formed on both sides of the second sacrificial layer. The height of the mask is high; after removing the second sacrificial layer and etching the first sacrificial layer with the second mask as a mask, it can be ensured that the first mask has a sufficient height and size so that The first mask can subsequently be used as a mask for etching the layer to be etched, thereby ensuring the stability of the etched pattern.

进一步的,在所述第二牺牲层表面形成若干重叠的牺牲层,并在形成掩膜薄膜之前,沿各层牺牲层的侧壁表面去除部分厚度,使该层牺牲层的尺寸小于位于该层牺牲层下一层牺牲层的尺寸,并且使所述掩膜薄膜也覆盖所述若干重叠的牺牲层侧壁和顶部表面;因此回刻蚀所述掩膜薄膜后,能够分别在各层牺牲层两侧形成第四掩膜,所述第四掩膜能够与第一掩膜和第二掩膜共同构成自对准多重图形,共同用于刻蚀待刻蚀层,从而使所形成的器件尺寸更小。Further, several overlapping sacrificial layers are formed on the surface of the second sacrificial layer, and before forming the mask film, part of the thickness is removed along the sidewall surface of each sacrificial layer, so that the size of the sacrificial layer is smaller than that of the sacrificial layer located in the layer. The size of the sacrificial layer under the sacrificial layer, and make the mask film also cover the sidewalls and top surfaces of the several overlapping sacrificial layers; A fourth mask is formed on both sides, and the fourth mask can form a self-aligned multiple pattern together with the first mask and the second mask, and is used to etch the layer to be etched, so that the formed device size smaller.

附图说明Description of drawings

图1至图4是现有技术采用自对准四重图化工艺形成掩膜的过程的剖面结构示意图;1 to 4 are schematic cross-sectional structural diagrams of the process of forming a mask using a self-aligned quadruple patterning process in the prior art;

图5至图10是本发明第一实施例所述的自对准多重图形的形成过程的剖面结构示意图;5 to 10 are schematic cross-sectional structure diagrams of the formation process of the self-aligned multiple patterns described in the first embodiment of the present invention;

图11至图13是本发明第二实施例所述的自对准多重图形的形成过程的剖面结构示意图。11 to 13 are schematic cross-sectional structure diagrams of the formation process of the self-aligned multiple patterns according to the second embodiment of the present invention.

具体实施方式Detailed ways

如背景技术所述,现有的自对准四重图形化工艺较复杂,工艺成本较高。As mentioned in the background, the existing self-aligned quadruple patterning process is relatively complicated and the process cost is high.

本发明的发明人经过研究发现,现有技术形成自对准四重图形时,请继续参考图2,首先需要采用自对准工艺在第一牺牲层101两侧的待刻蚀层100表面形成第二牺牲层102。请继续参考图3,之后去除所述第一牺牲层101,并再次采用自对准工艺于所述第二牺牲层102两侧的待刻蚀层100表面形成掩膜层103。其中,经过两次自对准工艺,以分别形成第二牺牲层102和掩膜层103,即需要经过两次沉积工艺和回刻蚀工艺,不仅使工艺步骤复杂,还会造成原材料的浪费,不利于在生产中推广。而且,所述第二牺牲层102采用沉积工艺和回刻蚀工艺形成于第一牺牲层101两侧,所述第二牺牲层102的尺寸及形貌难以保证,容易使形成于所述第二牺牲层102两侧的掩膜层103的形貌不良、尺寸不精确,造成所形成的半导体器件性能不稳定。The inventors of the present invention have found through research that, when forming a self-aligned quadruple pattern in the prior art, please continue to refer to FIG. The second sacrificial layer 102 . Please continue to refer to FIG. 3 , and then the first sacrificial layer 101 is removed, and a mask layer 103 is formed on the surface of the layer to be etched 100 on both sides of the second sacrificial layer 102 by using a self-alignment process again. Wherein, after two self-alignment processes to form the second sacrificial layer 102 and the mask layer 103 respectively, that is, two deposition processes and an etch-back process are required, which not only complicates the process steps, but also causes waste of raw materials. Not conducive to promotion in production. Moreover, the second sacrificial layer 102 is formed on both sides of the first sacrificial layer 101 using a deposition process and an etch-back process. The size and shape of the second sacrificial layer 102 are difficult to ensure, and it is easy to The mask layer 103 on both sides of the sacrificial layer 102 has poor morphology and inaccurate dimensions, resulting in unstable performance of the formed semiconductor device.

经过本发明的发明人进一步研究,在待刻蚀层表面形成第一牺牲层,所述第一牺牲层表面具有第二牺牲层;自所述第二牺牲层的表面减薄部分厚度之后,以暴露出部分第一牺牲层表面;之后,仅需采用一次沉积工艺和回刻蚀工艺,既能够在第一牺牲层两侧的待刻蚀层表面形成第一掩膜,在第二牺牲层两侧的第一牺牲层表面形成第二掩膜;其中,第二掩膜作为刻蚀第一牺牲层的掩膜,刻蚀后的第一牺牲层形成第三掩膜,则所述第一掩膜和第三掩膜即形成的自对准四重图形。所述自对准四重图形的形成过程简单,仅采用一次沉积工艺和一次回刻蚀工艺,能够简化工艺步骤、节省成本。After further research by the inventors of the present invention, a first sacrificial layer is formed on the surface of the layer to be etched, and the surface of the first sacrificial layer has a second sacrificial layer; after part of the thickness is reduced from the surface of the second sacrificial layer, the Part of the surface of the first sacrificial layer is exposed; after that, only one deposition process and an etch-back process are required to form a first mask on the surface of the layer to be etched on both sides of the first sacrificial layer, and to form a mask on both sides of the second sacrificial layer. The second mask is formed on the surface of the first sacrificial layer on the side; wherein, the second mask is used as a mask for etching the first sacrificial layer, and the etched first sacrificial layer forms a third mask, and the first mask The self-aligned quadruple pattern formed by the film and the third mask. The formation process of the self-aligned quadruple pattern is simple, and only one deposition process and one etching-back process are used, which can simplify process steps and save costs.

为使本发明的上述目的、特征和优点能够更为明显易懂,下面结合附图对本发明的具体实施例做详细的说明。In order to make the above objects, features and advantages of the present invention more comprehensible, specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

第一实施例first embodiment

图5至图10是本实施例所述的自对准多重图形的形成过程的剖面结构示意图。5 to 10 are schematic cross-sectional structure diagrams of the forming process of the self-aligned multiple patterns described in this embodiment.

请参考图5,提供待刻蚀层200,在待刻蚀层200表面沉积第一牺牲薄膜201;在第一牺牲薄膜201表面沉积第二牺牲薄膜202;在所述第二牺牲薄膜202的部分表面形成若干分立的图形化层203,相邻图形化层203之间暴露出第二牺牲薄膜202表面,所述图形化层203定义了后续需要形成的若干第一牺牲层(未示出)和第二牺牲层(未示出)的位置和形状。Please refer to FIG. 5 , a layer to be etched 200 is provided, a first sacrificial film 201 is deposited on the surface of the layer to be etched 200; a second sacrificial film 202 is deposited on the surface of the first sacrificial film 201; Several discrete patterned layers 203 are formed on the surface, and the surface of the second sacrificial film 202 is exposed between adjacent patterned layers 203. The patterned layer 203 defines several first sacrificial layers (not shown) and The location and shape of the second sacrificial layer (not shown).

所述待刻蚀层200的表面后续形成四重自对准图形,并以所形成的四重自对准图形为掩膜,刻蚀所述待刻蚀层200,以形成所需的半导体结构。A quadruple self-alignment pattern is subsequently formed on the surface of the layer to be etched 200, and the layer 200 to be etched is etched using the formed quadruple self-alignment pattern as a mask to form a desired semiconductor structure .

在一实施例中,还提供半导体衬底(未示出),所述待刻蚀层200形成于所述半导体衬底表面;所述待刻蚀层200为多晶硅层、金属层或介质层,所述金属层的材料包括铜、钨或铝,所述介质层的材料包括氧化硅、氮化硅、氮氧化硅或无定形碳。此外,所述半导体衬底和待刻蚀层200之间还能够形成器件层(未示出),所述器件层包括半导体器件和电隔离所述半导体器件的介质层。其中,所述半导体衬底为硅衬底、硅锗衬底、碳化硅衬底、绝缘体上硅(SOI)衬底、绝缘体上锗(GOI)衬底、玻璃衬底或III-V族化合物衬底(例如氮化镓或砷化镓等);所述半导体器件包括晶体管、电阻器、电容器、存储器等,用以构成芯片或集成电路;所述介质层包围所述半导体器件,用以电隔离半导体器件,所述介质层的材料为氧化硅、氮化硅、氮氧化硅和低K介质材料中的一种或多种。后续以本实施例所形成的自对准多重图形为掩膜刻蚀待刻蚀层200,刻蚀后的待刻蚀层200用于作为构成芯片或集成电路的一部分;或者,刻蚀后的待刻蚀层200还能够用于作为刻蚀半导体衬底或器件层的掩膜。In one embodiment, a semiconductor substrate (not shown) is also provided, and the layer to be etched 200 is formed on the surface of the semiconductor substrate; the layer to be etched 200 is a polysilicon layer, a metal layer or a dielectric layer, The material of the metal layer includes copper, tungsten or aluminum, and the material of the dielectric layer includes silicon oxide, silicon nitride, silicon oxynitride or amorphous carbon. In addition, a device layer (not shown) can be formed between the semiconductor substrate and the layer to be etched 200 , and the device layer includes a semiconductor device and a dielectric layer electrically isolating the semiconductor device. Wherein, the semiconductor substrate is a silicon substrate, a silicon germanium substrate, a silicon carbide substrate, a silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GOI) substrate, a glass substrate or a III-V compound substrate. bottom (such as gallium nitride or gallium arsenide, etc.); the semiconductor device includes transistors, resistors, capacitors, memories, etc., to form a chip or integrated circuit; the dielectric layer surrounds the semiconductor device for electrical isolation In the semiconductor device, the material of the dielectric layer is one or more of silicon oxide, silicon nitride, silicon oxynitride and low-K dielectric material. Subsequently, the layer 200 to be etched is etched using the self-aligned multiple pattern formed in this embodiment as a mask, and the etched layer 200 to be etched is used as a part of a chip or an integrated circuit; or, the etched The layer to be etched 200 can also be used as a mask for etching the semiconductor substrate or device layer.

在另一实施例中,所述待刻蚀层为半导体衬底,所述半导体衬底用于为后续工艺提供工作平台,所述半导体衬底为硅衬底、硅锗衬底、碳化硅衬底、绝缘体上硅(SOI)衬底、绝缘体上锗(GOI)衬底、玻璃衬底或III-V族化合物衬底(例如氮化镓或砷化镓等)。后续以本实施例所形成的自对准多重图形作为刻蚀半导体衬底的掩膜。In another embodiment, the layer to be etched is a semiconductor substrate, and the semiconductor substrate is used to provide a working platform for subsequent processes, and the semiconductor substrate is a silicon substrate, a silicon germanium substrate, a silicon carbide substrate substrate, silicon-on-insulator (SOI) substrate, germanium-on-insulator (GOI) substrate, glass substrate or III-V compound substrate (such as gallium nitride or gallium arsenide, etc.). Subsequently, the self-aligned multiple pattern formed in this embodiment is used as a mask for etching the semiconductor substrate.

所述第一牺牲薄膜201用于形成第一牺牲层,所述第二牺牲薄膜202用于形成第二牺牲层。第一牺牲薄膜201和第二牺牲薄膜202的材料不同,从而,后续能够采用具有选择性的等离子体干法刻蚀工艺缩小第二牺牲层的尺寸,而第一牺牲层的形貌和尺寸不会受到影响,以便仅采用一次沉积工艺和一次回刻蚀工艺即能够同时在第一牺牲层和第二牺牲层两侧形成掩膜层。所述第一牺牲薄膜201或第二牺牲薄膜202的材料为多晶硅、无定形碳、氧化硅或氮化硅,所述第一牺牲薄膜201或第二牺牲薄膜202的形成工艺为沉积工艺,较佳的是化学气相沉积工艺。The first sacrificial film 201 is used to form a first sacrificial layer, and the second sacrificial film 202 is used to form a second sacrificial layer. The materials of the first sacrificial film 201 and the second sacrificial film 202 are different, so that the subsequent selective plasma dry etching process can be used to reduce the size of the second sacrificial layer, while the shape and size of the first sacrificial layer are different. will be affected, so that only one deposition process and one etch-back process can be used to simultaneously form a mask layer on both sides of the first sacrificial layer and the second sacrificial layer. The material of the first sacrificial film 201 or the second sacrificial film 202 is polysilicon, amorphous carbon, silicon oxide or silicon nitride, and the formation process of the first sacrificial film 201 or the second sacrificial film 202 is a deposition process, relatively Preferably a chemical vapor deposition process.

此外,所述第一牺牲薄膜201的厚度较第二牺牲薄膜202的厚度厚,所述第一牺牲薄膜201的厚度为1000埃~2000埃,所述第二牺牲薄膜202的厚度为800埃~1500埃;后续形成的第一牺牲层的厚度比第二牺牲层厚,后续形成于第二牺牲层两侧的第二掩膜的高度比形成于第一牺牲层两侧的第一掩膜的高度低;当后续去除第二牺牲层后,以及以第二掩膜为掩膜刻蚀第一牺牲层以形成第三掩膜后,能够保证所述第一掩膜具有足够的高度和尺寸作为刻蚀待刻蚀层200的掩膜。In addition, the thickness of the first sacrificial film 201 is thicker than that of the second sacrificial film 202, the thickness of the first sacrificial film 201 is 1000 angstroms to 2000 angstroms, and the thickness of the second sacrificial film 202 is 800 angstroms to 2000 angstroms. 1500 angstroms; the thickness of the first sacrificial layer formed subsequently is thicker than that of the second sacrificial layer, and the height of the second mask formed on both sides of the second sacrificial layer subsequently is higher than that of the first mask formed on both sides of the first sacrificial layer The height is low; when the second sacrificial layer is subsequently removed, and the first sacrificial layer is etched using the second mask as a mask to form a third mask, it can be ensured that the first mask has sufficient height and size as a The mask of the layer 200 to be etched is etched.

图形化层203的形成工艺为光刻工艺、纳米印刷工艺或定向自组装工艺。由于现有的图形化工艺的精确度有限,当保证图形化层203的尺寸精确时,所述图形化层203的尺寸无法继续缩小,从而限制了所形成的半导体器件的特征尺寸,不利于器件的进一步集成。本实施例中,能够在精确形成单个图形化层203的区域范围内,形成四个尺寸精确的掩膜,以该掩膜刻蚀待刻蚀层200,所形成的半导体结构的尺寸缩小,且尺寸精确,有利于半导体器件缩小、且性能稳定。在本实施例中,所述图形化层203的形成工艺为光刻工艺,即所形成的图形化层203为光刻胶层。所述光刻胶层的形成工艺为:采用旋涂工艺在第二牺牲薄膜202表面形成光刻胶薄膜;采用曝光工艺图形化所述光刻胶薄膜,形成图形化层203;其中,所述图形化层203的尺寸受到所述曝光工艺精确度的限制,因此,采用光刻工艺无法形成尺寸更小且尺寸精确的图形化层203,则以所述图形化层203为掩膜刻蚀形成的图形尺寸受到限制,无法进一步缩小。The formation process of the patterned layer 203 is a photolithography process, a nano-printing process or an directed self-assembly process. Due to the limited accuracy of the existing patterning process, when the size of the patterned layer 203 is guaranteed to be accurate, the size of the patterned layer 203 cannot be further reduced, thereby limiting the feature size of the formed semiconductor device, which is not conducive to the device. further integration. In this embodiment, four masks with precise dimensions can be formed within the region where a single patterned layer 203 is accurately formed, and the layer 200 to be etched is etched with the masks, and the size of the formed semiconductor structure is reduced, and The size is accurate, which is conducive to the reduction of semiconductor devices and stable performance. In this embodiment, the formation process of the patterned layer 203 is a photolithography process, that is, the formed patterned layer 203 is a photoresist layer. The formation process of the photoresist layer is as follows: using a spin coating process to form a photoresist film on the surface of the second sacrificial film 202; using an exposure process to pattern the photoresist film to form a patterned layer 203; wherein, the The size of the patterned layer 203 is limited by the accuracy of the exposure process. Therefore, if the photolithography process cannot be used to form a patterned layer 203 with a smaller size and precise size, then the patterned layer 203 is used as a mask to etch and form The graphic size of is limited and cannot be reduced further.

请参考图6,以所述图形化层203为掩膜,刻蚀所述第二牺牲薄膜202和第一牺牲薄膜201(参考图5)直至暴露出待刻蚀层200为止,在待刻蚀层200的部分表面形成若干分立的第一牺牲层201a,相邻第一牺牲层201a之间暴露出待刻蚀层200表面,所述第一牺牲层201a表面具有第二牺牲层202a。Please refer to FIG. 6, using the patterned layer 203 as a mask, etch the second sacrificial film 202 and the first sacrificial film 201 (refer to FIG. 5) until the layer 200 to be etched is exposed. Several discrete first sacrificial layers 201a are formed on part of the surface of the layer 200, the surface of the layer 200 to be etched is exposed between adjacent first sacrificial layers 201a, and the surface of the first sacrificial layer 201a has a second sacrificial layer 202a.

刻蚀所述第二牺牲薄膜202和第一牺牲薄膜201的工艺为各向异性的干法刻蚀工艺,能够刻蚀形成侧壁与待刻蚀层200表面垂直的第一牺牲层201a和第二牺牲层202a。所形成的第一牺牲层201a和第二牺牲层202a的尺寸相同;而且,第一牺牲层201a和第二牺牲层202a的图形由图形化层203定义,因此图形化层203的尺寸精确度决定了第一牺牲层201a和第二牺牲层202a尺寸精确度。所述第一牺牲层201a的两侧后续形成第一掩膜,即所述第一牺牲层201a用于定义后续形成的第一掩膜的位置。The process of etching the second sacrificial film 202 and the first sacrificial film 201 is an anisotropic dry etching process, which can etch to form the first sacrificial layer 201a and the first sacrificial layer 201a whose sidewalls are perpendicular to the surface of the layer 200 to be etched. The second sacrificial layer 202a. The formed first sacrificial layer 201a and the second sacrificial layer 202a have the same size; and the patterns of the first sacrificial layer 201a and the second sacrificial layer 202a are defined by the patterned layer 203, so the dimensional accuracy of the patterned layer 203 determines The dimensional accuracy of the first sacrificial layer 201a and the second sacrificial layer 202a is improved. A first mask is subsequently formed on both sides of the first sacrificial layer 201a, that is, the first sacrificial layer 201a is used to define the position of the subsequently formed first mask.

请参考图7,沿第二牺牲层202a的侧壁表面去除部分厚度,使所述第二牺牲层202a的尺寸缩小,并暴露出部分第一牺牲层201a表面。Referring to FIG. 7 , part of the thickness is removed along the sidewall surface of the second sacrificial layer 202 a to reduce the size of the second sacrificial layer 202 a and expose part of the surface of the first sacrificial layer 201 a.

缩小所述第二牺牲层202a的尺寸后,暴露出部分第一牺牲层201a表面,则后续仅需采用一次沉积工艺和一次回刻蚀工艺,即能够在第一牺牲层201a两侧形成第一掩膜,并同时在第二牺牲层202b两侧形成第二掩膜,即形成自对准四重图形。所述自对准四重图形的制造工艺简化,能够节省材料并节约成本。After the size of the second sacrificial layer 202a is reduced, part of the surface of the first sacrificial layer 201a is exposed, and only one deposition process and one etch-back process are required to form the first sacrificial layer 201a on both sides of the first sacrificial layer 201a. mask, and simultaneously form a second mask on both sides of the second sacrificial layer 202b, that is, form a self-aligned quadruple pattern. The manufacturing process of the self-aligned quadruple pattern is simplified, which can save material and cost.

需要说明的是,在去除部分第二牺牲层202a之前,去除所述图形化层203(如图6所示);在本实施例中,所述图形化层203为光刻胶层,而去除光刻胶层的工艺为酸洗工艺或灰化工艺。It should be noted that before removing part of the second sacrificial layer 202a, the patterned layer 203 (as shown in FIG. 6 ) is removed; in this embodiment, the patterned layer 203 is a photoresist layer, and the removed The process of the photoresist layer is a pickling process or an ashing process.

自所述第二牺牲层202a的侧壁表面去除部分第二牺牲层202a的工艺为等离子体干法刻蚀工艺,且所述等离子体干法刻蚀工艺在平行于待刻蚀层200表面方向上的刻蚀速率、比垂直于待刻蚀层200表面方向上的刻蚀速率快,以此实现缩小所述第二牺牲层202a平行于待刻蚀层200方向上的尺寸,同时所述第二牺牲层202a垂直于待刻蚀层200方向的厚度尺寸缩减较少。The process of removing part of the second sacrificial layer 202a from the sidewall surface of the second sacrificial layer 202a is a plasma dry etching process, and the plasma dry etching process is performed in a direction parallel to the surface of the layer 200 to be etched. The etching rate on the surface of the layer to be etched 200 is faster than the etching rate in the direction perpendicular to the surface of the layer to be etched 200, so as to reduce the size of the second sacrificial layer 202a parallel to the direction of the layer to be etched 200, while the first The thickness dimension of the second sacrificial layer 202a perpendicular to the direction of the layer to be etched 200 is less reduced.

具体的,通过调整所述刻蚀工艺中的气压、偏压和气体总量,以降低用于刻蚀的等离子体的自由程(free path);而等离子体自由程降低,即提高等离子体的散射概率,增加了平行于待刻蚀层200表面方向上的等离子体的密度,从而达到提高平行于待刻蚀层200表面方向上的刻蚀速率的目的。Specifically, by adjusting the gas pressure, bias voltage and the total amount of gas in the etching process, the free path (free path) of the plasma used for etching is reduced; and the plasma free path is reduced, that is, the plasma The scattering probability increases the plasma density in the direction parallel to the surface of the layer to be etched 200 , thereby achieving the purpose of increasing the etching rate in the direction parallel to the surface of the layer to be etched 200 .

此外,所述刻蚀工艺对于第二牺牲层202a和第一牺牲层201a具有选择性,在刻蚀所述第二牺牲层202a侧壁的同时,不会缩小所述第一牺牲层201a的尺寸,保持了所述第一牺牲层201a的尺寸的精确,从而后续形成的第一掩膜的位置精确。而且,所述刻蚀工艺的刻蚀速率容易控制,因此被刻蚀去除的第二牺牲层202a的厚度能精确控制;而在刻蚀工艺之前,所述第二牺牲层202a的图形尺寸由图形层203精确定义,被去除的第二牺牲层202a的厚度能精确控制,因此刻蚀后的第二牺牲层202a的尺寸依旧能够保持精确,则后续形成于所述第二牺牲层202a两侧的第二掩膜的位置精确。In addition, the etching process is selective to the second sacrificial layer 202a and the first sacrificial layer 201a, and the size of the first sacrificial layer 201a will not be reduced while etching the sidewall of the second sacrificial layer 202a , the precise size of the first sacrificial layer 201a is maintained, so that the position of the subsequently formed first mask is precise. Moreover, the etching rate of the etching process is easy to control, so the thickness of the second sacrificial layer 202a removed by etching can be precisely controlled; and before the etching process, the pattern size of the second sacrificial layer 202a is determined by the pattern Layer 203 is precisely defined, and the thickness of the removed second sacrificial layer 202a can be precisely controlled, so the size of the etched second sacrificial layer 202a can still be kept accurate, and the subsequent formation of the second sacrificial layer 202a on both sides The position of the second mask is precise.

所述等离子体干法刻蚀工艺的参数为:气压为0毫托~50毫托,偏压为0伏~100伏,刻蚀气体总流量为100标准毫升/分钟~500标准毫升/分钟。在一实施例中,当所述第二牺牲层202a的材料为多晶硅时,刻蚀气体包括溴化氢和氧气,所述溴化氢和氧气的体积比为1:1~30:1。在另一实施例中,当所述第二牺牲层202a的材料为氧化硅时,刻蚀气体包括六氟化四碳(C4F6)和氦气,所述六氟化四碳和氦气的体积比为1:1~40:1。在其他实施例中,所述第二牺牲层202a的材料为氮化硅时,刻蚀气体包括一氟甲烷(CH3F)和氦气,所述一氟甲烷和氦气的体积比为1:1~40:1。The parameters of the plasma dry etching process are as follows: the air pressure is 0 mTorr to 50 mTorr, the bias voltage is 0 V to 100 V, and the total flow rate of etching gas is 100 NmL/min to 500 NmL/min. In one embodiment, when the material of the second sacrificial layer 202a is polysilicon, the etching gas includes hydrogen bromide and oxygen, and the volume ratio of hydrogen bromide and oxygen is 1:1˜30:1. In another embodiment, when the material of the second sacrificial layer 202a is silicon oxide, the etching gas includes tetracarbon hexafluoride (C 4 F 6 ) and helium, and the tetracarbon hexafluoride and helium The gas volume ratio is 1:1 to 40:1. In other embodiments, when the material of the second sacrificial layer 202a is silicon nitride, the etching gas includes monofluoromethane (CH 3 F) and helium, and the volume ratio of monofluoromethane to helium is 1 :1~40:1.

请参考图8,在所述待刻蚀层200、第一牺牲层201a和第二牺牲层202a表面形成掩膜薄膜204。Referring to FIG. 8 , a mask film 204 is formed on the surface of the layer to be etched 200 , the first sacrificial layer 201 a and the second sacrificial layer 202 a.

所述掩膜薄膜204用于形成位于第一牺牲层201a两侧的第一掩膜、以及位于第二牺牲层202a两侧的第二掩膜。所述掩膜薄膜204的材料为多晶硅、无定形碳、氧化硅或氮化硅,且所述掩膜薄膜204的材料与第一牺牲层201a或第二牺牲层202a的材料不同,以保证后续对所述掩膜薄膜204进行回刻蚀工艺时,不会影响第一牺牲层201a或第二牺牲层202a的形貌;所述掩膜薄膜204的厚度小于沿所述第二牺牲层202a的侧壁表面所去除的厚度尺寸,当后续回刻蚀所述掩膜薄膜204之后,能够暴露出第一牺牲层201a表面,使形成于第一牺牲层表面的第二掩膜和形成于第一牺牲层201a侧壁的第一掩膜之间具有一定距离,所形成的第一掩膜和第二掩膜能够构成自对准四重掩膜图形。The mask film 204 is used to form a first mask on both sides of the first sacrificial layer 201a and a second mask on both sides of the second sacrificial layer 202a. The material of the mask film 204 is polysilicon, amorphous carbon, silicon oxide or silicon nitride, and the material of the mask film 204 is different from that of the first sacrificial layer 201a or the second sacrificial layer 202a, so as to ensure subsequent When the mask film 204 is etched back, it will not affect the topography of the first sacrificial layer 201a or the second sacrificial layer 202a; the thickness of the mask film 204 is smaller than that along the second sacrificial layer 202a The thickness dimension removed from the side wall surface can expose the surface of the first sacrificial layer 201a when the mask film 204 is etched back later, so that the second mask formed on the surface of the first sacrificial layer and the second mask formed on the first sacrificial layer can be exposed. There is a certain distance between the first masks on the sidewalls of the sacrificial layer 201a, and the formed first mask and second mask can form a self-aligned quadruple mask pattern.

所述掩膜薄膜204的形成工艺为沉积工艺,较佳的是原子层沉积工艺或化学气相沉积工艺;所述原子层沉积工艺或化学气相沉积工艺能够精确控制所述掩膜薄膜204的厚度,所述掩膜薄膜204的厚度为10纳米~30纳米;而所述掩膜薄膜的厚度决定了后续形成的第一掩膜和第二掩膜的尺寸,因此后续形成的第一掩膜和第二掩膜的尺寸能够精确控制。所述沉积工艺的参数由具体工艺中掩膜薄膜204所采用的材料决定,不应过于限定,在此不作赘述。The formation process of the mask film 204 is a deposition process, preferably an atomic layer deposition process or a chemical vapor deposition process; the atomic layer deposition process or chemical vapor deposition process can accurately control the thickness of the mask film 204, The thickness of the mask film 204 is 10 nanometers to 30 nanometers; and the thickness of the mask film determines the size of the subsequently formed first mask and the second mask, so the subsequently formed first mask and the second mask The size of the second mask can be precisely controlled. The parameters of the deposition process are determined by the material used for the mask film 204 in the specific process, and should not be too limited, and will not be described here.

请参考图9,回刻蚀所述掩膜薄膜204(如图8所示),直至暴露出第一牺牲层201a和第二牺牲层202a表面为止,在第二牺牲层202a两侧的第一牺牲层201表面形成第二掩膜204b,在第一牺牲层201a两侧的待刻蚀层200表面形成第一掩膜204a。Please refer to FIG. 9 , etch back the mask film 204 (as shown in FIG. 8 ) until the surfaces of the first sacrificial layer 201 a and the second sacrificial layer 202 a are exposed. A second mask 204b is formed on the surface of the sacrificial layer 201, and a first mask 204a is formed on the surface of the layer to be etched 200 on both sides of the first sacrificial layer 201a.

所述回刻蚀工艺为各向异性的干法刻蚀工艺,所述各向异性的干法刻蚀工艺参数根据具体的掩膜薄膜204的材料和厚度而定,不应过于限定,在此不作赘述。所述各向异性的干法刻蚀工艺中,刻蚀气体的等离子体向垂直于待刻蚀层200表面的方向轰击,能够去除待刻蚀层200表面、以及第一牺牲层201a和第二牺牲层202a的顶部表面的掩膜薄膜204,并形成所述第一掩膜204a和第二掩膜204b。The etch-back process is an anisotropic dry etching process, and the parameters of the anisotropic dry etching process depend on the material and thickness of the specific mask film 204 and should not be too limited. I won't go into details. In the anisotropic dry etching process, the plasma of the etching gas is bombarded in a direction perpendicular to the surface of the layer to be etched 200, which can remove the surface of the layer to be etched 200, as well as the first sacrificial layer 201a and the second sacrificial layer 201a. The mask film 204 on the top surface of the sacrificial layer 202a is formed to form the first mask 204a and the second mask 204b.

所述第一掩膜204a和第二掩膜204b仅通过一次图形化工艺形成,即在仅能够精确形成一个图形化层203(如图5所示)的区域范围内,能够形成尺寸精确的两个第一掩膜204a和两个第二掩膜204b,共四个作为刻蚀掩膜的图形,即自对准四重图形;所形成的第一掩膜204a和第二掩膜204b在保证精确度的情况下,尺寸缩小,能够满足半导体器件集成化微型化的发展需求。The first mask 204a and the second mask 204b are formed by only one patterning process, that is, within the area where only one patterned layer 203 (as shown in FIG. 5 ) can be accurately formed, two patterns with precise dimensions can be formed. A first mask 204a and two second masks 204b, a total of four patterns as etching masks, that is, self-aligned quadruple patterns; the formed first mask 204a and second mask 204b are guaranteed In the case of high precision, the size is reduced, which can meet the development needs of the integration and miniaturization of semiconductor devices.

其次,在形成掩膜薄膜204之前,采用等离子干法刻蚀工艺缩小了所述第二牺牲层202a的尺寸并暴露部分第一牺牲层201a表面,因此在形成掩膜薄膜204之后,仅通过一次回刻蚀工艺即能够同时去除第一牺牲层201a和第二牺牲层202a的顶部表面的掩膜薄膜204,从而同时形成两个第一掩膜204a和两个第二掩膜204b。从而,本实施例的自对准多重图形仅通过一次沉积工艺、以及一次回刻蚀工艺既能完成,能够减少工艺步骤,节约成本。Secondly, before forming the mask film 204, the size of the second sacrificial layer 202a is reduced and part of the surface of the first sacrificial layer 201a is exposed by using a plasma dry etching process. Therefore, after the mask film 204 is formed, only one pass The etch-back process can simultaneously remove the mask film 204 on the top surfaces of the first sacrificial layer 201a and the second sacrificial layer 202a, thereby simultaneously forming two first masks 204a and two second masks 204b. Therefore, the self-aligned multiple patterning of this embodiment can be completed by only one deposition process and one etch-back process, which can reduce process steps and save costs.

请参考图10,在形成第一掩膜204a和第二掩膜204b之后,去除所述第二牺牲层202a(如图9所示);在去除所述第二牺牲层202a之后,以所述第二掩膜204b为掩膜,刻蚀所述第一牺牲层201a(如图9所示)直至暴露出待刻蚀层200为止,刻蚀后的第一牺牲层201a形成第三掩膜201b。Please refer to FIG. 10, after forming the first mask 204a and the second mask 204b, remove the second sacrificial layer 202a (as shown in FIG. 9); after removing the second sacrificial layer 202a, use the The second mask 204b is a mask, etch the first sacrificial layer 201a (as shown in FIG. 9 ) until the layer 200 to be etched is exposed, and the etched first sacrificial layer 201a forms a third mask 201b .

去除第二牺牲层202a的工艺为干法刻蚀工艺或湿法刻蚀工艺,由于湿法刻蚀工艺的刻蚀速度较快,在此较佳的采用湿法刻蚀工艺;此外,当所述第二牺牲层202a的材料为无定形碳时,去除第二牺牲层202a的工艺还能够是灰化工艺。去除所述第二牺牲层202a之后,暴露出所述第二牺牲层202a底部的第一牺牲层201a,以便后续形成第三掩膜201b。The process of removing the second sacrificial layer 202a is a dry etching process or a wet etching process. Since the etching speed of the wet etching process is relatively fast, the wet etching process is preferably used here; in addition, when the When the material of the second sacrificial layer 202a is amorphous carbon, the process of removing the second sacrificial layer 202a can also be an ashing process. After removing the second sacrificial layer 202a, the first sacrificial layer 201a at the bottom of the second sacrificial layer 202a is exposed, so as to subsequently form a third mask 201b.

所述刻蚀第一牺牲层201a的工艺为各向异性的干法刻蚀工艺,能够形成侧壁垂直于待刻蚀层200表面的第三掩膜201b,从而所述第三掩膜201b的图形与所述第二掩膜204b的图形一致,在保证了第二掩膜204b的尺寸精确的情况下,所述第三掩膜201b的尺寸精确;所述第三掩膜201b和第一掩膜204a位于待刻蚀层200表面,决定了刻蚀待刻蚀层200的图形,从而能够使刻蚀待刻蚀层200得到的图形尺寸精确。The process of etching the first sacrificial layer 201a is an anisotropic dry etching process, which can form a third mask 201b whose sidewalls are perpendicular to the surface of the layer to be etched 200, so that the third mask 201b The pattern is consistent with the pattern of the second mask 204b, and under the condition that the size of the second mask 204b is accurate, the size of the third mask 201b is accurate; the third mask 201b and the first mask The film 204a is located on the surface of the layer 200 to be etched, and determines the pattern of the layer 200 to be etched, so that the size of the pattern obtained by etching the layer 200 to be etched can be precise.

此外,由于所述第一牺牲层201a的厚度比第二牺牲层202a的厚,而所述第一掩膜204a的高度由第一牺牲层201a的厚度决定,第二掩膜204b的高度由第二牺牲层202a的厚度决定,因此所述第一掩膜204a的高度比第二掩膜204b的高度高。在去除第二牺牲层202a以及刻蚀第一牺牲层201a之后,能够保证所述第一掩膜204a仍具有足够的高度尺寸以刻蚀待刻蚀层200。In addition, because the thickness of the first sacrificial layer 201a is thicker than that of the second sacrificial layer 202a, and the height of the first mask 204a is determined by the thickness of the first sacrificial layer 201a, the height of the second mask 204b is determined by the thickness of the first sacrificial layer 204a. The thickness of the second sacrificial layer 202a is determined, so the height of the first mask 204a is higher than that of the second mask 204b. After removing the second sacrificial layer 202a and etching the first sacrificial layer 201a, it can be ensured that the first mask 204a still has a sufficient height dimension to etch the layer 200 to be etched.

需要说明的是,在形成第三掩膜201b之后,以所述第一掩膜204a和第三掩膜201b为掩膜,刻蚀所述待刻蚀层200;刻蚀所述待刻蚀层200的工艺为各向异性的干法刻蚀工艺,使所述待刻蚀层200形成所需的图形以构成半导体器件。It should be noted that after the third mask 201b is formed, the layer to be etched 200 is etched using the first mask 204a and the third mask 201b as masks; the layer to be etched is etched The process of 200 is an anisotropic dry etching process, so that the layer to be etched 200 forms a required pattern to form a semiconductor device.

本实施例中,在第一牺牲层表面形成第二牺牲层,所述第二牺牲层尺寸较第一牺牲层小,并暴露出部分第一牺牲层表面;后续仅需采用一次沉积工艺在待刻蚀层、第一牺牲层和第二牺牲层表面形成掩膜薄膜,并采用一次回刻蚀工艺刻蚀所述掩膜薄膜,即能够在第一牺牲层两侧形成第一掩膜,在第二牺牲层两侧形成第二掩膜。其次,所述第二牺牲层在由图形化层为掩膜刻蚀形成之后,采用等离子体干法刻蚀工艺自所述第二牺牲层的侧壁表面进行刻蚀,以缩小尺寸,因此第二牺牲层缩小的尺寸容易通过刻蚀工艺控制,第二牺牲层的尺寸精确,继而使第一掩膜和第二掩膜的位置精确。而第一掩膜和第二掩膜的尺寸由掩膜薄膜的厚度控制,因此所形成的第一掩膜和第二掩膜的位置和尺寸精确。In this embodiment, a second sacrificial layer is formed on the surface of the first sacrificial layer, and the size of the second sacrificial layer is smaller than that of the first sacrificial layer, and part of the surface of the first sacrificial layer is exposed; A mask film is formed on the surface of the etching layer, the first sacrificial layer and the second sacrificial layer, and the mask film is etched by an etch-back process, that is, the first mask can be formed on both sides of the first sacrificial layer, and the A second mask is formed on both sides of the second sacrificial layer. Secondly, after the second sacrificial layer is formed by etching the patterned layer as a mask, it is etched from the sidewall surface of the second sacrificial layer by using a plasma dry etching process to reduce the size. The reduced size of the second sacrificial layer is easily controlled by the etching process, and the size of the second sacrificial layer is precise, thereby making the positions of the first mask and the second mask precise. However, the size of the first mask and the second mask is controlled by the thickness of the mask film, so the position and size of the formed first mask and the second mask are precise.

第二实施例second embodiment

图11至图13是本发明第二实施例所述的自对准多重图形的形成过程的剖面结构示意图。11 to 13 are schematic cross-sectional structure diagrams of the formation process of the self-aligned multiple patterns according to the second embodiment of the present invention.

请参考图11,提供待刻蚀层300,在待刻蚀层300的部分表面形成若干分立的第一牺牲层301a,相邻第一牺牲层301a之间暴露出待刻蚀层300表面,所述第一牺牲层301a表面具有第二牺牲层302a,所述第二牺牲层302a表面具有第三牺牲层330。Please refer to FIG. 11 , a layer to be etched 300 is provided, and several discrete first sacrificial layers 301a are formed on a part of the surface of the layer to be etched 300, and the surface of the layer to be etched 300 is exposed between adjacent first sacrificial layers 301a, so The first sacrificial layer 301a has a second sacrificial layer 302a on its surface, and the second sacrificial layer 302a has a third sacrificial layer 330 on its surface.

所述第三牺牲层330的尺寸与第一牺牲层301a和第二牺牲层302a一致,所述第三牺牲层330的材料为多晶硅、无定形碳、氧化硅或氮化硅,且所述第三牺牲层330的材料与第一牺牲层301a或第二牺牲层302a的材料不同。The size of the third sacrificial layer 330 is consistent with that of the first sacrificial layer 301a and the second sacrificial layer 302a, the material of the third sacrificial layer 330 is polysilicon, amorphous carbon, silicon oxide or silicon nitride, and the first The material of the third sacrificial layer 330 is different from that of the first sacrificial layer 301a or the second sacrificial layer 302a.

所述第一牺牲层301a、第二牺牲层302a和第三牺牲层330的形成工艺为:在待刻蚀层300表面沉积第一牺牲薄膜;在第一牺牲薄膜表面沉积第二牺牲薄膜;在所述第二牺牲薄膜的表面沉积第三牺牲薄膜;在所述第三牺牲薄膜的部分表面形成若干分立的图形化层,相邻图形化层之间暴露出第三牺牲薄膜表面;以所述图形化层为掩膜,刻蚀所述第三牺牲薄膜、第二牺牲薄膜和第一牺牲薄膜直至暴露出待刻蚀层300为止。The formation process of the first sacrificial layer 301a, the second sacrificial layer 302a and the third sacrificial layer 330 is: depositing a first sacrificial film on the surface of the layer to be etched 300; depositing a second sacrificial film on the surface of the first sacrificial film; A third sacrificial film is deposited on the surface of the second sacrificial film; several discrete patterned layers are formed on a part of the surface of the third sacrificial film, and the surface of the third sacrificial film is exposed between adjacent patterned layers; The patterned layer is a mask, and the third sacrificial film, the second sacrificial film and the first sacrificial film are etched until the layer 300 to be etched is exposed.

所述待刻蚀层300、第一牺牲层301a和第二牺牲层302a的材料和结构与第一实施例所述相同,在此不作赘述。The materials and structures of the layer to be etched 300 , the first sacrificial layer 301 a and the second sacrificial layer 302 a are the same as those described in the first embodiment, and will not be repeated here.

请参考图12,沿第二牺牲层302a的侧壁表面去除部分厚度,使所述第二牺牲层302a的尺寸缩小,并暴露出部分第一牺牲层301a表面;沿第三牺牲层330的侧壁表面去除部分厚度,使所述第三牺牲层330的尺寸缩小,并暴露出部分尺寸缩小后的第二牺牲层302a表面。Please refer to FIG. 12 , remove part of the thickness along the side wall surface of the second sacrificial layer 302a, so that the size of the second sacrificial layer 302a is reduced, and expose part of the surface of the first sacrificial layer 301a; along the side of the third sacrificial layer 330 Part of the thickness of the wall surface is removed to reduce the size of the third sacrificial layer 330 and expose part of the reduced size surface of the second sacrificial layer 302a.

沿第三牺牲层330的侧壁表面去除部分厚度的工艺、以及沿第二牺牲层302a的侧壁表面去除部分厚度的工艺、与第一实施例所述的沿第二牺牲层202a的侧壁表面去除部分厚度的工艺相同,在此不作赘述。The process of removing part of the thickness along the sidewall surface of the third sacrificial layer 330 and the process of removing part of the thickness along the sidewall surface of the second sacrificial layer 302a are the same as those described in the first embodiment along the sidewall of the second sacrificial layer 202a. The process of removing part of the thickness from the surface is the same, and will not be repeated here.

请参考图13,在所述待刻蚀层300、第一牺牲层301a、第二牺牲层302a和第三牺牲层330表面形成掩膜薄膜;回刻蚀所述掩膜薄膜,直至暴露出待刻蚀层300、第一牺牲层301a、第二牺牲层302a和第三牺牲层330的表面为止,在第三牺牲层330两侧的第二牺牲层302a表面形成第四掩膜304c,在第二牺牲层302a两侧的第一牺牲层301a表面形成第二掩膜304b,在第一牺牲层301a两侧的待刻蚀层300表面形成第一掩膜304a。Please refer to FIG. 13 , a mask film is formed on the surface of the layer to be etched 300, the first sacrificial layer 301a, the second sacrificial layer 302a, and the third sacrificial layer 330; the mask film is etched back until exposed The etching layer 300, the first sacrificial layer 301a, the second sacrificial layer 302a and the surface of the third sacrificial layer 330, form the fourth mask 304c on the surface of the second sacrificial layer 302a on both sides of the third sacrificial layer 330, A second mask 304b is formed on the surface of the first sacrificial layer 301a on both sides of the second sacrificial layer 302a, and a first mask 304a is formed on the surface of the layer to be etched 300 on both sides of the first sacrificial layer 301a.

所述掩膜薄膜的形成工艺以及回刻蚀工艺与第一实施例所述相同,在此不做赘述。需要说明的是,所述掩膜薄膜的厚度还需要小于沿所述第三牺牲层侧壁表面所去除的厚度尺寸,使后续形成于所述第三牺牲层两侧的第四掩膜304c与第二掩膜304b之间具有一定距离,从而构成自对准六重图形。The formation process and the etch-back process of the mask film are the same as those described in the first embodiment, and will not be repeated here. It should be noted that the thickness of the mask film needs to be smaller than the thickness removed along the sidewall surface of the third sacrificial layer, so that the fourth mask 304c formed on both sides of the third sacrificial layer and There is a certain distance between the second masks 304b, so as to form a self-aligned sextuple pattern.

后续去除所述第三牺牲层330,并以所述第四掩膜304c刻蚀第二牺牲层302a,直至暴露出第一牺牲层301a为止;之后,再以第四掩膜304c和第二掩膜304b刻蚀第一牺牲层301a,直至暴露出待刻蚀层300表面;其中,位于第四掩膜和待刻蚀层300之间经过刻蚀的第二牺牲层302a和第一牺牲层301a形成第五掩膜。后续以所述第一掩膜304a、第三掩膜302b和第五掩膜刻蚀所述待刻蚀层300,刻蚀后的图形尺寸能够进一步缩小。The third sacrificial layer 330 is subsequently removed, and the second sacrificial layer 302a is etched with the fourth mask 304c until the first sacrificial layer 301a is exposed; after that, the second sacrificial layer 302a is etched with the fourth mask 304c and the second mask The film 304b etches the first sacrificial layer 301a until the surface of the layer to be etched 300 is exposed; wherein, the etched second sacrificial layer 302a and the first sacrificial layer 301a between the fourth mask and the layer to be etched 300 A fifth mask is formed. Subsequently, the layer to be etched 300 is etched by using the first mask 304a, the third mask 302b and the fifth mask, and the pattern size after etching can be further reduced.

本实施例中所形成的第一掩膜、第二掩膜和第五掩膜共同构成自对准六重图形,能够使刻蚀后的半导体结构的尺寸进一步缩小。The first mask, the second mask and the fifth mask formed in this embodiment together form a self-aligned sextuple pattern, which can further reduce the size of the etched semiconductor structure.

综上所述,待刻蚀层表面具有第一牺牲层,所述第一牺牲层表面具有第二牺牲层;自所述第二牺牲层的侧壁表面减薄部分厚度,使第二牺牲层尺寸减小,并暴露出部分第一牺牲层表面;后续仅需在待刻蚀层、第一牺牲层和第二牺牲层表面形成一层掩膜薄膜,并采用一次回刻蚀工艺刻蚀所述掩膜薄膜,即能够同时在第一牺牲层两侧的待刻蚀层表面形成第一掩膜,在第二牺牲层两侧的第一牺牲层表面形成第二掩膜,继而形成自对准四重图形。所述自对准四重图形仅采用一次沉积工艺和一次回刻蚀工艺形成,形成方法简单,简化工艺步骤、节省原材料、降低成本。In summary, the surface of the layer to be etched has a first sacrificial layer, and the surface of the first sacrificial layer has a second sacrificial layer; part of the thickness is thinned from the side wall surface of the second sacrificial layer, so that the second sacrificial layer The size is reduced, and part of the surface of the first sacrificial layer is exposed; subsequently, it is only necessary to form a mask film on the surface of the layer to be etched, the first sacrificial layer, and the second sacrificial layer, and use an etch-back process to etch all The above mask film, that is, a first mask can be formed on the surface of the layer to be etched on both sides of the first sacrificial layer at the same time, a second mask can be formed on the surface of the first sacrificial layer on both sides of the second sacrificial layer, and then a self-aligning Quadruple graphics. The self-aligned quadruple pattern is formed only by one deposition process and one etch-back process, the formation method is simple, the process steps are simplified, raw materials are saved, and costs are reduced.

进一步,自所述第二牺牲层侧壁表面减薄部分厚度的工艺为等离子体干法刻蚀工艺,所述等离子体干法刻蚀工艺在平行于待刻蚀层表面方向的刻蚀速率、大于垂直于待刻蚀层表面方向的刻蚀速率,能够自侧壁减薄部分第二牺牲层,同时,所述第二牺牲层垂直于待刻蚀层表面方向的厚度减少量少;从而,能够使刻蚀后的第二牺牲层平行于待刻蚀层表面方向的尺寸小于第一牺牲层的;后续能够仅形成一层掩膜薄膜,并仅通过一次回刻蚀工艺既能够同时形成第一掩膜和第二掩膜,继而形成自对准四重图形。Further, the process of thinning part of the thickness from the sidewall surface of the second sacrificial layer is a plasma dry etching process, and the etching rate of the plasma dry etching process in the direction parallel to the surface of the layer to be etched, Greater than the etching rate perpendicular to the direction of the surface of the layer to be etched, part of the second sacrificial layer can be thinned from the sidewall, and at the same time, the thickness reduction of the second sacrificial layer in the direction perpendicular to the surface of the layer to be etched is small; thus, The size of the etched second sacrificial layer parallel to the surface of the layer to be etched can be smaller than that of the first sacrificial layer; subsequently, only one layer of mask film can be formed, and the second sacrificial layer can be formed simultaneously by only one etch-back process. A mask and a second mask are used to form a self-aligned quadruple pattern.

进一步的,所述第二牺牲层的厚度比第一牺牲层的厚度薄,则后续形成于第一牺牲层两侧的第一掩膜的高度、比形成于第二牺牲层两侧的第二掩膜的高度高;当去除所述第二牺牲层后,能够保证所述第一掩膜具有足够的高度作为刻蚀待刻蚀层的掩膜,从而保证了刻蚀图形的稳定性。Further, the thickness of the second sacrificial layer is thinner than that of the first sacrificial layer, then the height of the first mask subsequently formed on both sides of the first sacrificial layer is higher than that of the second mask formed on both sides of the second sacrificial layer. The height of the mask is high; after the second sacrificial layer is removed, it can be ensured that the first mask has a sufficient height as a mask for etching the layer to be etched, thereby ensuring the stability of the etched pattern.

进一步的,在所述第二牺牲层表面形成若干重叠的牺牲层,并在形成掩膜薄膜之前,沿各层牺牲层的侧壁表面去除部分厚度,使该层牺牲层的尺寸小于位于该层牺牲层下一层牺牲层的尺寸,并且使所述掩膜薄膜也覆盖所述若干重叠的牺牲层侧壁和顶部表面;因此回刻蚀所述掩膜薄膜后,能够分别在各层牺牲层两侧形成第四掩膜,所述第四掩膜能够与第一掩膜和第二掩膜共同构成自对准多重图形,共同用于刻蚀待刻蚀层,从而使所形成的器件尺寸更小。Further, several overlapping sacrificial layers are formed on the surface of the second sacrificial layer, and before forming the mask film, part of the thickness is removed along the sidewall surface of each sacrificial layer, so that the size of the sacrificial layer is smaller than that of the sacrificial layer located in the layer. The size of the sacrificial layer under the sacrificial layer, and make the mask film also cover the sidewalls and top surfaces of the several overlapping sacrificial layers; A fourth mask is formed on both sides, and the fourth mask can form a self-aligned multiple pattern together with the first mask and the second mask, and is used to etch the layer to be etched, so that the formed device size smaller.

虽然本发明披露如上,但本发明并非限定于此。任何本领域技术人员,在不脱离本发明的精神和范围内,均可作各种更动与修改,因此本发明的保护范围应当以权利要求所限定的范围为准。Although the present invention is disclosed above, the present invention is not limited thereto. Any person skilled in the art can make various changes and modifications without departing from the spirit and scope of the present invention, so the protection scope of the present invention should be based on the scope defined in the claims.

Claims (20)

1. a formation method for autoregistration multiple graphics, is characterized in that, comprising:
Layer to be etched is provided, and the part surface of described layer to be etched has some the first discrete sacrifice layers, exposes layer to be etched surface between adjacent the first sacrifice layer, and described the first sacrificial layer surface has the second sacrifice layer;
Sidewall surfaces along described the second sacrifice layer is removed segment thickness, the size of described the second sacrifice layer is dwindled, and expose part the first sacrificial layer surface;
Form mask film in described layer to be etched, the first sacrifice layer and the second sacrificial layer surface;
Return mask film described in etching, until expose the first sacrifice layer and the second sacrificial layer surface, form the second mask in the first sacrificial layer surface of the second sacrifice layer both sides, form the first mask on the layer to be etched surface of the first sacrifice layer both sides;
After forming the first mask and the second mask, remove described the second sacrifice layer.
2. the formation method of autoregistration multiple graphics as claimed in claim 1, it is characterized in that, also comprise: after removing described the second sacrifice layer, taking described the second mask as mask, the first sacrifice layer described in etching is until expose layer to be etched, the first sacrifice layer formation the 3rd mask after etching.
3. the formation method of autoregistration multiple graphics as claimed in claim 1, it is characterized in that, the technique of removing segment thickness along the sidewall surfaces of the second sacrifice layer is plasma dry etch process, the parameter of described plasma dry etch process is: air pressure is 0 millitorr~50 millitorr, bias voltage is 0 volt~100 volts, and etching gas total flow is 100 standard ml/min~500 standard ml/min.
4. the formation method of autoregistration multiple graphics as claimed in claim 3, is characterized in that, the material of described the second sacrifice layer is different from the material of the first sacrifice layer, and the material of described the second sacrifice layer is polysilicon, amorphous carbon, silica or silicon nitride.
5. the formation method of autoregistration multiple graphics as claimed in claim 4, is characterized in that, in the time that the material of described the second sacrifice layer is polysilicon, etching gas comprises hydrogen bromide and oxygen, and the volume ratio of described hydrogen bromide and oxygen is 1:1~30:1; In the time that the material of described the second sacrifice layer is silica, etching gas comprises hexafluoroization four carbon and helium, and the volume ratio of described hexafluoroization four carbon and helium is 1:1~40:1; In the time that the material of described the second sacrifice layer is silicon nitride, etching gas comprises a fluoromethane and helium, and the volume ratio of a described fluoromethane and helium is 1:1~40:1.
6. the formation method of autoregistration multiple graphics as claimed in claim 1, it is characterized in that, also comprise: before dwindling the second sacrifice layer size, form some sacrifice layers that overlap in described the second sacrificial layer surface, the size of described some overlapping sacrifice layers is all consistent with the first sacrifice layer and the second sacrifice layer, the material of described some sacrifice layers is all different, and some sacrifice layers are different from the material of the first sacrifice layer or the second sacrifice layer; Before forming mask film, sidewall surfaces along each layer of sacrifice layer is removed segment thickness, make the size of every layer of sacrifice layer all be less than the size that is positioned at one deck sacrifice layer under this layer of sacrifice layer, and expose the partial sacrifice layer surface that is positioned at one deck under this layer of sacrifice layer, and described sacrifice layer exposes part the second sacrificial layer surface; Described mask film is also formed at sidewall and the top surface of described some overlapping sacrifice layers; While returning described in etching mask film, also expose some overlapping sacrifice layer top surfaces, respectively every layer of sacrifice layer both sides, the sacrificial layer surface that is positioned at one deck under this layer forms the 4th mask; Removal is positioned at the sacrifice layer at top, and with the some overlapping sacrifice layers of described the 4th mask etching, the second sacrifice layer and the first sacrifice layer until expose layer to be etched.
7. the formation method of autoregistration multiple graphics as claimed in claim 6, is characterized in that, described some overlapping sacrifice layers are 1~4 layer, and the material of described some overlapping sacrifice layers is polysilicon, amorphous carbon, silica or silicon nitride; The technique of removing segment thickness along the sidewall surfaces of each layer of sacrifice layer is plasma dry etch process, the parameter of described plasma dry etch process is: air pressure is 0 millitorr~50 millitorr, bias voltage is 0 volt~100 volts, and etching gas total flow is 100 standard ml/min~500 standard ml/min; In the time that the material of described sacrifice layer is polysilicon, etching gas comprises hydrogen bromide and oxygen, and the volume ratio of described hydrogen bromide and oxygen is 1:1~30:1; In the time that the material of described sacrifice layer is silica, etching gas comprises hexafluoroization four carbon and helium, and the volume ratio of described hexafluoroization four carbon and helium is 1:1~40:1; In the time that the material of described sacrifice layer is silicon nitride, etching gas comprises a fluoromethane and helium, and the volume ratio of a described fluoromethane and helium is 1:1~40:1.
8. the formation method of autoregistration multiple graphics as claimed in claim 1, is characterized in that, the formation method of described the first sacrifice layer and the second sacrifice layer is: in layer surface deposition to be etched the first sacrificial film; In first sacrificial film surface deposition the second sacrificial film; Form patterned layer on described the second sacrificial film surface, described patterned layer has defined position and the shape of some the first sacrifice layers and the second sacrifice layer; Taking described patterned layer as mask, the second sacrificial film and the first sacrificial film described in etching until expose layer to be etched, form the first sacrifice layer and the second sacrifice layer.
9. the formation method of autoregistration multiple graphics as claimed in claim 8, is characterized in that, the formation technique of described patterned layer is photoetching process, nano print technique or directed self-assembly process; The technique of described etching the second sacrificial film and the first sacrificial film is anisotropic dry etch process.
10. the formation method of autoregistration multiple graphics as claimed in claim 1, is characterized in that, before dwindling the size of described the second sacrifice layer, and the thin thickness of Thickness Ratio first sacrifice layer of described the second sacrifice layer.
The 11. formation methods of autoregistration multiple graphics as claimed in claim 1, it is characterized in that, the material of described mask film or the first sacrifice layer is polysilicon, amorphous carbon, silica or silicon nitride, and the material of described mask film is different from the material of the first sacrifice layer or the second sacrifice layer.
The 12. formation methods of autoregistration multiple graphics as claimed in claim 1, is characterized in that, the technique of removing the second sacrifice layer is dry etch process or wet-etching technology.
The 13. formation methods of autoregistration multiple graphics as claimed in claim 1, is characterized in that, the formation technique of described mask film is atom layer deposition process or chemical vapor deposition method.
The 14. formation methods of autoregistration multiple graphics as claimed in claim 1, is characterized in that, the thickness of described mask film is less than the gauge of removing along the sidewall surfaces of described the second sacrifice layer.
The 15. formation methods of autoregistration multiple graphics as claimed in claim 1, is characterized in that, described layer to be etched is Semiconductor substrate.
The 16. formation methods of autoregistration multiple graphics as claimed in claim 1, is characterized in that, also comprise: Semiconductor substrate is provided, and described layer to be etched is positioned at described semiconductor substrate surface.
The 17. formation methods of autoregistration multiple graphics as claimed in claim 16, it is characterized in that, also comprise: the device layer between described Semiconductor substrate and layer to be etched, described device layer comprises the dielectric layer of semiconductor device and the described semiconductor device of electricity isolation.
The 18. formation methods of autoregistration multiple graphics as claimed in claim 16, is characterized in that, described layer to be etched is polysilicon layer, metal level or dielectric layer.
19. as described in claim 15 or 16 the formation method of autoregistration multiple graphics, it is characterized in that, described Semiconductor substrate is silicon substrate.
The 20. formation methods of autoregistration multiple graphics as claimed in claim 2, is characterized in that, after forming the 3rd mask, and taking described the first mask and the 3rd mask as mask, layer to be etched described in etching.
CN201310106682.XA 2013-03-28 2013-03-28 The forming method of autoregistration multiple graphics Active CN104078329B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310106682.XA CN104078329B (en) 2013-03-28 2013-03-28 The forming method of autoregistration multiple graphics

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310106682.XA CN104078329B (en) 2013-03-28 2013-03-28 The forming method of autoregistration multiple graphics

Publications (2)

Publication Number Publication Date
CN104078329A true CN104078329A (en) 2014-10-01
CN104078329B CN104078329B (en) 2019-05-28

Family

ID=51599520

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310106682.XA Active CN104078329B (en) 2013-03-28 2013-03-28 The forming method of autoregistration multiple graphics

Country Status (1)

Country Link
CN (1) CN104078329B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107403719A (en) * 2016-05-20 2017-11-28 中芯国际集成电路制造(天津)有限公司 The method for forming figure in the semiconductor device
CN109119330A (en) * 2017-06-23 2019-01-01 中芯国际集成电路制造(天津)有限公司 A kind of forming method of semiconductor devices
CN111063611A (en) * 2018-10-17 2020-04-24 长鑫存储技术有限公司 Micro-pattern etching method
CN112466900A (en) * 2020-12-23 2021-03-09 上海集成电路装备材料产业创新中心有限公司 Image sensor and manufacturing method of deep groove thereof
CN112825300A (en) * 2019-11-20 2021-05-21 长鑫存储技术有限公司 Semiconductor device and method for manufacturing the same

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000221660A (en) * 1999-02-02 2000-08-11 Canon Inc Production of mask structure
US20040023162A1 (en) * 2002-08-01 2004-02-05 Mitsuru Hasegawa Stamper, lithographic method of using the stamper and method of forming a structure by a lithographic pattern
CN101140852A (en) * 2006-09-07 2008-03-12 三星电子株式会社 Method of Forming Fine Graphics
CN101529557A (en) * 2006-08-30 2009-09-09 美光科技公司 Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures
CN101536160A (en) * 2006-11-15 2009-09-16 美光科技公司 Methods of etching a pattern layer to form staggered heights therein and intermediate semiconductor device structures
US20100170868A1 (en) * 2009-01-07 2010-07-08 Brewer Science Inc. Spin-on spacer materials for double- and triple-patterning lithography
CN102473629A (en) * 2009-08-12 2012-05-23 东京毅力科创株式会社 Plasma generation controlled by gravity-induced gas-diffusion separation (gigds) techniques
CN102779741A (en) * 2011-05-11 2012-11-14 中芯国际集成电路制造(上海)有限公司 Grid electrode etching method
CN102931064A (en) * 2011-08-12 2013-02-13 中芯国际集成电路制造(上海)有限公司 Metal gate forming method

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000221660A (en) * 1999-02-02 2000-08-11 Canon Inc Production of mask structure
US20040023162A1 (en) * 2002-08-01 2004-02-05 Mitsuru Hasegawa Stamper, lithographic method of using the stamper and method of forming a structure by a lithographic pattern
CN101529557A (en) * 2006-08-30 2009-09-09 美光科技公司 Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures
CN101140852A (en) * 2006-09-07 2008-03-12 三星电子株式会社 Method of Forming Fine Graphics
CN101536160A (en) * 2006-11-15 2009-09-16 美光科技公司 Methods of etching a pattern layer to form staggered heights therein and intermediate semiconductor device structures
US20100170868A1 (en) * 2009-01-07 2010-07-08 Brewer Science Inc. Spin-on spacer materials for double- and triple-patterning lithography
CN102473629A (en) * 2009-08-12 2012-05-23 东京毅力科创株式会社 Plasma generation controlled by gravity-induced gas-diffusion separation (gigds) techniques
CN102779741A (en) * 2011-05-11 2012-11-14 中芯国际集成电路制造(上海)有限公司 Grid electrode etching method
CN102931064A (en) * 2011-08-12 2013-02-13 中芯国际集成电路制造(上海)有限公司 Metal gate forming method

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107403719A (en) * 2016-05-20 2017-11-28 中芯国际集成电路制造(天津)有限公司 The method for forming figure in the semiconductor device
CN109119330A (en) * 2017-06-23 2019-01-01 中芯国际集成电路制造(天津)有限公司 A kind of forming method of semiconductor devices
CN109119330B (en) * 2017-06-23 2021-02-12 中芯国际集成电路制造(天津)有限公司 Method for forming semiconductor device
CN111063611A (en) * 2018-10-17 2020-04-24 长鑫存储技术有限公司 Micro-pattern etching method
CN111063611B (en) * 2018-10-17 2024-05-10 长鑫存储技术有限公司 Micro pattern etching method
CN112825300A (en) * 2019-11-20 2021-05-21 长鑫存储技术有限公司 Semiconductor device and method for manufacturing the same
CN112466900A (en) * 2020-12-23 2021-03-09 上海集成电路装备材料产业创新中心有限公司 Image sensor and manufacturing method of deep groove thereof

Also Published As

Publication number Publication date
CN104078329B (en) 2019-05-28

Similar Documents

Publication Publication Date Title
CN111370299B (en) Semiconductor structure and forming method thereof
TWI409852B (en) Method for fabricating fine patterns of semiconductor device utilizing self-aligned double patterning
US11456174B2 (en) Semiconductor structure and formation method thereof
CN104078329A (en) Method for forming self-aligned multiple graphs
CN105097442A (en) Semiconductor Manufacturing Process
JP2010087300A (en) Method of manufacturing semiconductor device
CN103390551B (en) Method for fabricating patterned structure of semiconductor device
US7556992B2 (en) Method for forming vertical structures in a semiconductor device
CN104078330A (en) Method for forming self-aligned triple graphs
CN111986983B (en) Semiconductor structure and forming method thereof
CN111627808B (en) Semiconductor structure and forming method thereof
CN104701145B (en) The forming method of semiconductor structure
CN104425264A (en) Method for forming semiconductor structure
CN111081547B (en) Semiconductor device and method of forming the same
US20090061635A1 (en) Method for forming micro-patterns
CN112185811A (en) Semiconductor structure and forming method thereof
CN113782428B (en) Semiconductor structure and forming method thereof
CN112951718B (en) Semiconductor structure and forming method thereof
JP2014096494A (en) Pattern formation method
TWI737342B (en) Method of manufacturing semiconductor device
CN112542376A (en) Semiconductor structure and forming method thereof
CN113496874B (en) Semiconductor structure and forming method thereof
CN104425223B (en) Graphic method
JP2002026020A (en) Method for manufacturing semiconductor device
KR100935251B1 (en) Nano Space Manufacturing Method of Semiconductor Device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant