[go: up one dir, main page]

CN104052642B - A kind of communication system and communication means - Google Patents

A kind of communication system and communication means Download PDF

Info

Publication number
CN104052642B
CN104052642B CN201410259102.5A CN201410259102A CN104052642B CN 104052642 B CN104052642 B CN 104052642B CN 201410259102 A CN201410259102 A CN 201410259102A CN 104052642 B CN104052642 B CN 104052642B
Authority
CN
China
Prior art keywords
processing board
signal
link
sas
link negotiation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410259102.5A
Other languages
Chinese (zh)
Other versions
CN104052642A (en
Inventor
李永耀
彭强
李建康
张军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CN201410259102.5A priority Critical patent/CN104052642B/en
Publication of CN104052642A publication Critical patent/CN104052642A/en
Application granted granted Critical
Publication of CN104052642B publication Critical patent/CN104052642B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Information Transfer Systems (AREA)

Abstract

本发明公开了一种通信系统及通信方法,通信系统包括:第一处理板、第二处理板以及第一Retimer芯片,其中:第一Retimer芯片与第一处理板的控制器连接,第一处理板与第二处理板通过串行小型计算机系统接口SAS线缆连接;第一处理板用于在光模式下发送链路协商信号,第一Retimer芯片用于对链路协商信号进行修正,并将修正后的链路协商信号通过SAS线缆传输给第二处理板;第二处理板用于在光模式下根据修正后的链路协商信号向第一处理板返回链路响应信号。本发明提供的系统和方法用以解决现有技术中,随着SAS链路的信号传输速率的提升,或链路长度的增加,信号在传输过程中的衰减较大的技术问题。

The invention discloses a communication system and a communication method. The communication system includes: a first processing board, a second processing board and a first Retimer chip, wherein: the first Retimer chip is connected to the controller of the first processing board, and the first processing board The board is connected to the second processing board through a serial small computer system interface SAS cable; the first processing board is used to send the link negotiation signal in optical mode, and the first Retimer chip is used to modify the link negotiation signal, and The modified link negotiation signal is transmitted to the second processing board through the SAS cable; the second processing board is configured to return a link response signal to the first processing board according to the modified link negotiation signal in optical mode. The system and method provided by the present invention are used to solve the technical problem in the prior art that with the increase of the signal transmission rate of the SAS link or the increase of the link length, the signal attenuation is relatively large during the transmission process.

Description

一种通信系统及通信方法A communication system and communication method

技术领域technical field

本发明涉及通信领域,尤其涉及一种通信系统及通信方法。The present invention relates to the communication field, in particular to a communication system and a communication method.

背景技术Background technique

串行小型计算机系统接口(Serial Attached Small Computer SystemInterface,SAS)链路主要用于存储器之间的数据传输。A serial small computer system interface (Serial Attached Small Computer System Interface, SAS) link is mainly used for data transmission between memories.

目前,随着产品的更新换代,SAS链路的传输技术已经进入第三代,对应的SAS传输协议也升级到SAS3.0协议,SAS3.0协议中的信号传输速率由6G提升为12G,同时,由于增加了对光缆接入的要求,SAS3.0协议中对信号的衰减控制的要求也更严格。At present, with the upgrading of products, the transmission technology of the SAS link has entered the third generation, and the corresponding SAS transmission protocol has also been upgraded to the SAS3.0 protocol. The signal transmission rate in the SAS3.0 protocol has been increased from 6G to 12G. , due to the increased requirements for optical cable access, the requirements for signal attenuation control in the SAS3.0 protocol are also stricter.

然而,SAS链路传输信号时,随着信号传输速率的提升,或随着链路长度的增加,信号的衰减也随之增加。However, when the SAS link transmits signals, as the signal transmission rate increases, or as the link length increases, the attenuation of the signal also increases.

发明内容Contents of the invention

本发明提供一种通信系统及通信方法,用以解决现有技术中,随着SAS链路的信号传输速率的提升,或链路长度的增加,信号在传输过程中的衰减较大的技术问题。The present invention provides a communication system and a communication method, which are used to solve the technical problem that in the prior art, with the increase of the signal transmission rate of the SAS link, or the increase of the link length, the signal attenuation is relatively large during the transmission process .

第一方面,本发明提供了一种通信系统,包括第一处理板、第二处理板以及第一Retimer芯片,其中:所述第一Retimer芯片与所述第一处理板的控制器通过电路进行连接,所述第一处理板与所述第二处理板通过串行小型计算机系统接口SAS线缆进行连接,所述第一Retimer芯片为具有时钟和数据恢复功能的高速信号驱动器件;所述第一处理板,用于当检测到所述第一处理板上连接有所述SAS线缆时,发送链路协商信号,其中,所述第一处理板的工作模式为光模式,所述链路协商信号是所述第一处理板在光模式下发送的信号;所述第一Retimer芯片,用于根据所述链路协商信号中的信息对所述链路协商信号进行修正,并将修正后的链路协商信号通过所述SAS线缆传输给所述第二处理板;所述第二处理板,用于根据所述第一Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号,以与所述第一处理板建立通信连接,其中,所述第二处理板的工作模式为光模式。In a first aspect, the present invention provides a communication system, including a first processing board, a second processing board, and a first Retimer chip, wherein: the first Retimer chip and the controller of the first processing board are connected through a circuit connected, the first processing board is connected to the second processing board through a serial small computer system interface SAS cable, and the first Retimer chip is a high-speed signal drive device with clock and data recovery functions; the second A processing board, configured to send a link negotiation signal when it is detected that the SAS cable is connected to the first processing board, wherein the working mode of the first processing board is an optical mode, and the link The negotiation signal is a signal sent by the first processing board in optical mode; the first Retimer chip is used to modify the link negotiation signal according to the information in the link negotiation signal, and convert the modified The link negotiation signal is transmitted to the second processing board through the SAS cable; the second processing board is used to transmit the link negotiation signal to the first processing board according to the link negotiation signal corrected by the first Retimer chip Returning a link response signal to establish a communication connection with the first processing board, wherein the working mode of the second processing board is an optical mode.

结合第一方面,在第一种可能的实现方式中,所述第一Retimer芯片,具体用于根据所述链路协商信号中的信息,按照预设的传输速率对所述链路协商信号进行修正,并将修正后的链路协商信号通过所述SAS线缆按照预设的传输速率传输给所述第二处理板,其中,所述预设的传输速率是所述第一处理板与所述第二处理板间的通信链路支持的最大传输速率。With reference to the first aspect, in a first possible implementation manner, the first Retimer chip is specifically configured to, according to the information in the link negotiation signal, perform the link negotiation signal according to a preset transmission rate. Amendment, and transmit the amended link negotiation signal to the second processing board through the SAS cable according to a preset transmission rate, wherein the preset transmission rate is the rate between the first processing board and the second processing board The maximum transmission rate supported by the communication link between the second processing boards.

结合第一方面或者第一种可能的实现方式,在第二种可能的实现方式中,所述通信系统还包括:第二Retimer芯片,所述第二Retimer芯片与所述第二处理板的控制器通过电路进行连接,用于对所述第一Retimer芯片发送的所述修正后的链路协商信号再次进行修正,并将再次修正后的链路协商信号传输给所述第二控制板的控制器;所述第二处理板,具体用于根据所述第二Retimer芯片修正后的链路协商信号向所述第一处理板返回所述链路响应信号,以与所述第一处理板建立通信连接,其中,所述第二处理板的工作模式为光模式。With reference to the first aspect or the first possible implementation manner, in a second possible implementation manner, the communication system further includes: a second Retimer chip, and the control of the second Retimer chip and the second processing board The device is connected through a circuit, and is used to modify the modified link negotiation signal sent by the first Retimer chip again, and transmit the modified link negotiation signal to the control board of the second control board device; the second processing board is specifically configured to return the link response signal to the first processing board according to the link negotiation signal corrected by the second Retimer chip, so as to establish with the first processing board A communication connection, wherein the working mode of the second processing board is an optical mode.

结合第一方面或者第一种可能的实现方式到第二种可能的实现方式中的任意一种,在第三种可能的实现方式中,所述SAS线缆包括SAS电缆或SAS光缆,其中:若所述SAS线缆为SAS电缆,则所述SAS电缆的长度不小于0.5米;或若所述SAS线缆为SAS光缆,则所述SAS光缆的长度不小于10米。Combining the first aspect or any one of the first possible implementation manner to the second possible implementation manner, in a third possible implementation manner, the SAS cable includes a SAS cable or a SAS optical cable, where: If the SAS cable is a SAS cable, the length of the SAS cable is not less than 0.5 meters; or if the SAS cable is a SAS optical cable, the length of the SAS optical cable is not less than 10 meters.

第二方面,本发明提供了一种通信方法,应用于通信系统中,所述通信系统包括第一处理板、第二处理板以及第一Retimer芯片,其中,所述第一处理板与所述第二处理板通过串行小型计算机系统接口SAS线缆进行连接,所述第一处理板的第一控制器与所述第一Retimer芯片通过电路进行连接,所述第一Retimer芯片为具有时钟和数据恢复功能的高速信号驱动器件,所述方法包括:所述第一处理板发送链路协商信号;其中,所述第一处理板的工作模式为光模式,所述链路协商信号是所述第一处理板在光模式下发送的信号;所述第一Retimer芯片接收所述链路协商信号;所述第一Retimer芯片根据所述链路协商信号中的信息对所述链路协商信号进行修正;所述第一Retimer芯片将修正后的链路协商信号通过所述SAS线缆传输给所述第二处理板;所述第二处理板根据所述第一Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号,以与所述第一处理板建立通信连接,其中,所述第二处理板的工作模式为光模式。In a second aspect, the present invention provides a communication method, which is applied in a communication system, and the communication system includes a first processing board, a second processing board, and a first Retimer chip, wherein the first processing board and the The second processing board is connected through a serial small computer system interface SAS cable, and the first controller of the first processing board is connected with the first Retimer chip through a circuit, and the first Retimer chip has a clock and A high-speed signal drive device with a data recovery function, the method includes: the first processing board sends a link negotiation signal; wherein, the working mode of the first processing board is an optical mode, and the link negotiation signal is the The signal sent by the first processing board in optical mode; the first Retimer chip receives the link negotiation signal; the first Retimer chip performs the link negotiation signal on the link negotiation signal according to the information in the link negotiation signal Amendment; the first Retimer chip transmits the amended link negotiation signal to the second processing board through the SAS cable; the second processing board transmits the amended link negotiation signal according to the first Retimer chip The signal returns a link response signal to the first processing board to establish a communication connection with the first processing board, wherein the working mode of the second processing board is an optical mode.

结合第二方面,在第一种可能的实现方式中,所述第一Retimer芯片根据所述链路协商信号中的信息对所述链路协商信号进行修正包括:所述第一Retimer芯片根据所述链路协商信号中的信息,按照预设的传输速率对所述链路协商信号进行修正;所述第一Retimer芯片将修正后的链路协商信号通过所述SAS线缆传输给所述第二处理板包括:所述第一Retimer芯片将修正后的链路协商信号通过所述SAS线缆按照预设的传输速率传输给所述第二处理板,其中,所述预设的传输速率是所述第一处理板与所述第二处理板间的通信链路支持的最大传输速率。With reference to the second aspect, in a first possible implementation manner, the modifying the link negotiation signal by the first Retimer chip according to information in the link negotiation signal includes: the first Retimer chip modifies the link negotiation signal according to the information in the link negotiation signal The information in the link negotiation signal is corrected according to the preset transmission rate; the first Retimer chip transmits the corrected link negotiation signal to the second link negotiation signal through the SAS cable The second processing board includes: the first Retimer chip transmits the revised link negotiation signal to the second processing board through the SAS cable according to a preset transmission rate, wherein the preset transmission rate is The maximum transmission rate supported by the communication link between the first processing board and the second processing board.

结合第二方面或者第一种可能的实现方式,在第二种可能的实现方式中,所述通信系统还包括第二Retimer芯片,所述第二处理板的第二控制器通过所述第二Retimer芯片与所述SAS线缆进行连接,所述方法还包括:所述第二Retimer芯片对所述第一Retimer芯片修正后的链路协商信号再次进行修正,并将再次修正后的链路协商信号传输给所述第二处理板的控制器;所述第二处理板根据所述第一Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号包括:所述第二处理板的控制器根据所述第二Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号。With reference to the second aspect or the first possible implementation manner, in a second possible implementation manner, the communication system further includes a second Retimer chip, and the second controller of the second processing board uses the second The Retimer chip is connected to the SAS cable, and the method further includes: the second Retimer chip corrects the link negotiation signal corrected by the first Retimer chip again, and the link negotiation signal corrected again The signal is transmitted to the controller of the second processing board; the second processing board returns a link response signal to the first processing board according to the link negotiation signal corrected by the first Retimer chip, including: the first The controller of the second processing board returns a link response signal to the first processing board according to the link negotiation signal corrected by the second Retimer chip.

结合第二方面或者第一种可能的实现方式到第二种可能的实现方式中的任意一种,在第三种可能的实现方式中,所述SAS线缆包括SAS电缆或SAS光缆,其中:若所述SAS线缆为SAS电缆,则所述SAS电缆的长度不小于0.5米;或若所述SAS线缆为SAS光缆,则所述SAS光缆的长度不小于10米。Combining the second aspect or any one of the first possible implementation manner to the second possible implementation manner, in a third possible implementation manner, the SAS cable includes a SAS cable or a SAS optical cable, where: If the SAS cable is a SAS cable, the length of the SAS cable is not less than 0.5 meters; or if the SAS cable is a SAS optical cable, the length of the SAS optical cable is not less than 10 meters.

本发明实施例中提供的一个或多个技术方案,至少具有如下技术效果或优点:One or more technical solutions provided in the embodiments of the present invention have at least the following technical effects or advantages:

本发明实施例中,在第一处理板和第二处理板通过SAS线缆连接时,在第一处理板的第一控制器和SAS线缆间连接带时钟和数据恢复功能的高速信号驱动器件Retimer芯片,并设置第一处理板和第二处理板的工作模式为光模式,所述Retimer芯片用于修正所述第一控制器发送的链路协商信号,并将修正后的链路协商信号通过所述SAS线缆发送给所述第二处理板。从而通过所述Retimer芯片对信号的修正,降低了信号通过SAS链路传输过程中的衰减。In the embodiment of the present invention, when the first processing board and the second processing board are connected through a SAS cable, a high-speed signal drive device with clock and data recovery functions is connected between the first controller of the first processing board and the SAS cable Retimer chip, and set the working mode of the first processing board and the second processing board to optical mode, the Retimer chip is used to modify the link negotiation signal sent by the first controller, and send the modified link negotiation signal Send to the second processing board through the SAS cable. Therefore, through the correction of the signal by the Retimer chip, the attenuation of the signal during transmission through the SAS link is reduced.

附图说明Description of drawings

为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作一简单地介绍,显而易见地,下面描述中的附图是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the following will briefly introduce the drawings that need to be used in the description of the embodiments or the prior art. Obviously, the accompanying drawings in the following description These are some embodiments of the present invention. Those skilled in the art can also obtain other drawings based on these drawings without creative work.

图1为本发明实施例中通信系统的结构图一;FIG. 1 is a first structural diagram of a communication system in an embodiment of the present invention;

图2A为本发明实施例中电模式的OOB信号的示意图;2A is a schematic diagram of an OOB signal in an electrical mode in an embodiment of the present invention;

图2B为本发明实施例中光模式的OOB信号的示意图;2B is a schematic diagram of an OOB signal in an optical mode in an embodiment of the present invention;

图3A为本发明实施例中通信系统的应用示意图一;FIG. 3A is a first schematic diagram of the application of the communication system in the embodiment of the present invention;

图3B为本发明实施例中通信系统的应用示意图二;FIG. 3B is a second schematic diagram of the application of the communication system in the embodiment of the present invention;

图4为本发明实施例中Retimer芯片传输信号的示意图;Fig. 4 is the schematic diagram of Retimer chip transmission signal in the embodiment of the present invention;

图5为本发明实施例中通信系统的结构图二;FIG. 5 is a second structural diagram of the communication system in the embodiment of the present invention;

图6为本发明实施例中通信方法的流程图。Fig. 6 is a flowchart of a communication method in an embodiment of the present invention.

具体实施方式detailed description

为使本发明实施例的目的、技术方案和优点更加清楚,下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例是本发明一部分实施例,而不是全部的实施例。In order to make the purpose, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments It is a part of embodiments of the present invention, but not all embodiments.

实施例一Embodiment one

本实施例提供一种通信系统,请参考图1,图1为本申请实施例中通信系统的结构图,所述通信系统包括第一处理板11、第二处理板12以及第一Retimer芯片13,其中:This embodiment provides a communication system, please refer to FIG. 1, FIG. 1 is a structural diagram of the communication system in the embodiment of the present application, the communication system includes a first processing board 11, a second processing board 12 and a first Retimer chip 13 ,in:

所述第一Retimer芯片13与所述第一处理板11的控制器111通过电路进行连接,所述第一处理板11与所述第二处理板12通过串行小型计算机系统接口SAS线缆14进行连接,所述第一Retimer芯片13为具有时钟和数据恢复功能的高速信号驱动器件;The first Retimer chip 13 is connected to the controller 111 of the first processing board 11 through a circuit, and the first processing board 11 and the second processing board 12 are connected through a serial small computer system interface SAS cable 14 To connect, the first Retimer chip 13 is a high-speed signal drive device with clock and data recovery functions;

所述第一处理板11,用于当检测到所述第一处理板11上连接有所述SAS线缆14时,发送链路协商信号,其中,所述第一处理板11的工作模式为光模式,所述链路协商信号是所述第一处理板11在光模式下发送的信号;The first processing board 11 is configured to send a link negotiation signal when it is detected that the SAS cable 14 is connected to the first processing board 11, wherein the working mode of the first processing board 11 is In optical mode, the link negotiation signal is a signal sent by the first processing board 11 in optical mode;

所述第一Retimer芯片13,用于根据所述链路协商信号中的信息对所述链路协商信号进行修正,并将修正后的链路协商信号通过所述SAS线缆14传输给所述第二处理板12;The first Retimer chip 13 is configured to modify the link negotiation signal according to the information in the link negotiation signal, and transmit the corrected link negotiation signal to the a second processing board 12;

所述第二处理板12,用于根据所述第一Retimer芯片13修正后的链路协商信号向所述第一处理板11返回链路响应信号,以与所述第一处理板11建立通信连接,其中,所述第二处理板12的工作模式为光模式。The second processing board 12 is configured to return a link response signal to the first processing board 11 according to the link negotiation signal corrected by the first Retimer chip 13, so as to establish communication with the first processing board 11 connection, wherein the working mode of the second processing board 12 is an optical mode.

在具体实施过程中,所述控制器111可以为控制器芯片,也可以为专用集成电路(Application Specific Integrated Circuits,ASIC),在本实施例中不作限制。In a specific implementation process, the controller 111 may be a controller chip or an application specific integrated circuit (Application Specific Integrated Circuits, ASIC), which is not limited in this embodiment.

在具体实施过程中,如图1所示,第二处理板12的控制器121通过电路与SAS线缆14连接,所述链路响应信号为第二处理板12的控制器121返回的信号。In a specific implementation process, as shown in FIG. 1 , the controller 121 of the second processing board 12 is connected to the SAS cable 14 through a circuit, and the link response signal is a signal returned by the controller 121 of the second processing board 12 .

在本申请实施例中,第一处理板11发送的所述链路协商信号是一种电信号,具体为第一处理板11工作在光模式时,发送的光模式的带外信号(Out Of Band signal,OOB)。In the embodiment of the present application, the link negotiation signal sent by the first processing board 11 is an electrical signal, specifically an out-of-band signal (Out Of Band signal, OOB).

第二处理板12返回的所述链路响应信号也是一种电信号,具体为第二处理板12工作在光模式时发送的光模式的OOB信号。The link response signal returned by the second processing board 12 is also an electrical signal, specifically an OOB signal in the optical mode sent when the second processing board 12 works in the optical mode.

在本申请实施例中,无论SAS线缆14为SAS电缆还是SAS光缆,均设置第一处理板11和第二处理板12工作在光模式,并采用光模式的OOB信号来进行链路协商的原理如下:In this embodiment of the application, regardless of whether the SAS cable 14 is a SAS cable or a SAS optical cable, the first processing board 11 and the second processing board 12 are set to work in the optical mode, and the OOB signal in the optical mode is used for link negotiation The principle is as follows:

Retimer芯片必须通过接收到的信号中的跳变沿来锁定信号的相位,以恢复时钟和数据,如果信号中没有连续的跳变沿则Retimer芯片会出现失锁,无法正常工作。The Retimer chip must lock the phase of the signal through the transition edges in the received signal to recover the clock and data. If there is no continuous transition edge in the signal, the Retimer chip will lose lock and cannot work normally.

而SAS传输协议规定,在通过SAS链路进行数据传输前,需要先使用链路协商信号和链路响应信号,即OOB信号来协商建立传输链路。现有技术中当SAS线缆为SAS电缆时,往往默认采用电模式的OOB信号来协商建立传输链路。However, the SAS transmission protocol stipulates that before data transmission is performed through the SAS link, a link negotiation signal and a link response signal, that is, an OOB signal, need to be used to negotiate and establish a transmission link. In the prior art, when the SAS cable is a SAS cable, an OOB signal in electrical mode is often used by default to negotiate and establish a transmission link.

请参考图2A,图2A为电模式的OOB信号的示意图,如图2A所示,电模式的OOB信号为突发信号,由一定长度的突发期间和无信号的空期间组成。当Retimer芯片应用于SAS链路时,电模式的OOB信号的空期间会长时间保持为一个稳定电平,不能提供足够的跳变沿来保证Retimer芯片锁定该信号的相位,从而导致失锁。Please refer to FIG. 2A . FIG. 2A is a schematic diagram of an OOB signal in electrical mode. As shown in FIG. 2A , the OOB signal in electrical mode is a burst signal, which consists of a burst period of a certain length and an empty period of no signal. When the Retimer chip is applied to the SAS link, the empty period of the OOB signal in the electrical mode will remain at a stable level for a long time, and it cannot provide enough transition edges to ensure that the Retimer chip locks the phase of the signal, resulting in loss of lock.

为了解决Retimer芯片应用于SAS链路时,在协商阶段失锁的问题,在本实施例中,设置无论SAS线缆为SAS电缆还是SAS光缆,第一处理板11和第二处理板12均工作在光模式,并使用光模式的OOB信号来协商建立传输链路。In order to solve the problem of losing lock during the negotiation phase when the Retimer chip is applied to a SAS link, in this embodiment, no matter whether the SAS cable is a SAS cable or a SAS optical cable, the first processing board 11 and the second processing board 12 all work In the optical mode, and use the OOB signal of the optical mode to negotiate and establish the transmission link.

请参考图2B,图2B为光模式的OOB信号的示意图,如图2B所示,光模式的OOB信号为持续跳变信号,也由一定长度的突发期间和空期间组成。但其空期间与突发期间为长度不同的数据流,空期间也有跳变沿,即光模式的OOB信号的能提供足够的跳变沿来保证Retimer芯片锁定该信号的相位,从而保证Retimer芯片在SAS链路中正常工作。Please refer to FIG. 2B . FIG. 2B is a schematic diagram of an OOB signal in optical mode. As shown in FIG. 2B , the OOB signal in optical mode is a continuous jump signal and also consists of a burst period and an empty period of a certain length. However, the empty period and the burst period are data streams with different lengths, and the empty period also has transition edges, that is, the optical mode OOB signal can provide enough transition edges to ensure that the Retimer chip locks the phase of the signal, thereby ensuring that the Retimer chip Works fine in a SAS link.

在本申请实施例中,在保证第一Retimer芯片13在包括SAS线缆14的通信系统中正常工作的基础上,第一Retimer芯片13对接收到的信号进行修正。In the embodiment of the present application, on the basis of ensuring that the first Retimer chip 13 works normally in the communication system including the SAS cable 14, the first Retimer chip 13 corrects the received signal.

具体来讲,第一Retimer芯片13对接收到的信号进行修正包括:对第一处理板11发送的链路协商信号的修正,以及对第二处理板12返回的链路响应信号的修正,下面分别详述。Specifically, the correction of the received signal by the first Retimer chip 13 includes: correction of the link negotiation signal sent by the first processing board 11, and correction of the link response signal returned by the second processing board 12, as follows detail respectively.

第一种情形:对第一处理板11发送的链路协商信号的修正。The first situation: modifying the link negotiation signal sent by the first processing board 11 .

第一处理板11的控制器111在光模式下,发送链路协商信号至第一Retimer芯片13;The controller 111 of the first processing board 11 sends a link negotiation signal to the first Retimer chip 13 in optical mode;

第一Retimer芯片13基于链路协商信号提供的足够且连续的跳变信号,锁定所述链路协商信号的相位,以获取所述链路协商信号的时钟,再通过获取的时钟,恢复出链路协商信号的数据;The first Retimer chip 13 locks the phase of the link negotiation signal based on sufficient and continuous transition signals provided by the link negotiation signal, so as to obtain the clock of the link negotiation signal, and then restores the outgoing link through the obtained clock. The data of the road negotiation signal;

第一Retimer芯片13基于获取的时钟和恢复出的数据修正链路协商信号,并将修正后的链路协商信号按预定的幅值进行增益补偿后,通过SAS线缆14发送至第二处理板12。The first Retimer chip 13 corrects the link negotiation signal based on the obtained clock and the recovered data, performs gain compensation on the corrected link negotiation signal according to a predetermined amplitude, and sends it to the second processing board through the SAS cable 14 12.

第二种情形:对第二处理板12返回的链路响应信号的修正。The second situation: modifying the link response signal returned by the second processing board 12 .

第二处理板12在光模式下,根据第一Retimer芯片13修正后的链路协商信号,通过SAS电缆14,返回链路响应信号至第一Retimer芯片13;The second processing board 12 returns the link response signal to the first Retimer chip 13 through the SAS cable 14 according to the link negotiation signal corrected by the first Retimer chip 13 in the optical mode;

第一Retimer芯片13基于链路响应信号提供的足够且连续的跳变信号,锁定所述链路响应信号的相位,以获取所述链路响应信号的时钟,再通过获取的时钟,恢复出链路响应信号的数据;The first Retimer chip 13 locks the phase of the link response signal based on the sufficient and continuous transition signals provided by the link response signal to obtain the clock of the link response signal, and then restores the link out of the link through the obtained clock. The data of the road response signal;

第一Retimer芯片13基于获取的时钟和恢复出的数据修正链路响应信号,并将修正后链路响应信号按预定的幅值进行增益补偿后,发送至第一处理板11的控制器111。The first Retimer chip 13 corrects the link response signal based on the acquired clock and the recovered data, and sends the corrected link response signal to the controller 111 of the first processing board 11 after gain compensation according to a predetermined amplitude.

综上,第一Retimer芯片13以恢复出的时钟和数据修正接收到的信号,并对信号以预定幅值进行增益补偿后再发送修正后的信号,抵消信号经过SAS电缆传输时的部分衰减,进而降低了信号通过SAS链路传输过程中的衰减。In summary, the first Retimer chip 13 corrects the received signal with the recovered clock and data, and performs gain compensation on the signal with a predetermined amplitude before sending the corrected signal to offset the partial attenuation of the signal when it is transmitted through the SAS cable. Further, the attenuation of the signal during transmission through the SAS link is reduced.

进一步,第一Retimer芯片13以恢复出的时钟和数据修正接收到的信号,相当于以恢复出的时钟和数据重新生成接收到的信号,消除了信号由发送端传输到第一Retimer芯片13的过程中产生的信号抖动,从而减少了整个SAS链路传输信号时产生的信号抖动,使得信号接收端接收到的信号不失真。Further, the first Retimer chip 13 revises the received signal with the recovered clock and data, which is equivalent to regenerating the received signal with the recovered clock and data, eliminating the need for the signal to be transmitted to the first Retimer chip 13 by the sending end. The signal jitter generated during the process reduces the signal jitter generated when the entire SAS link transmits the signal, so that the signal received by the signal receiving end is not distorted.

下面结合图3A和图3B,来说明本实施例提供的通信系统如何用于减少SAS链路传输的信号的抖动和衰减:The following describes how the communication system provided by this embodiment is used to reduce the jitter and attenuation of the signal transmitted by the SAS link in conjunction with FIG. 3A and FIG. 3B:

请参考图3A,主控板301与级联板302通过SAS线缆14连接,主控板301上设置有控制器111,级联板302上设置有控制器121。Please refer to FIG. 3A , the main control board 301 is connected to the cascade board 302 through the SAS cable 14 , the main control board 301 is provided with a controller 111 , and the cascade board 302 is provided with a controller 121 .

当控制器111通过SAS线缆14向控制器121发送信号时,对于信号的衰减,假设信号由主控板301的控制器111传输至SAS线缆14与主控板301的接口处的衰减为18db,通过SAS线缆14传输至级联板302的控制器121的衰减为16db,整个链路的衰减为34db,超过了SAS3.0传输协议对衰减的要求。When the controller 111 sends a signal to the controller 121 through the SAS cable 14, for the attenuation of the signal, it is assumed that the attenuation at which the signal is transmitted from the controller 111 of the main control board 301 to the interface between the SAS cable 14 and the main control board 301 is 18db, the attenuation of the controller 121 transmitted to the cascade board 302 through the SAS cable 14 is 16db, and the attenuation of the entire link is 34db, exceeding the attenuation requirements of the SAS3.0 transmission protocol.

对于信号的抖动,在信号由主控板301的控制器111传输至SAS线缆14与主控板301的接口处的过程中,信号抖动加剧,但此时信号仍为可识别信号,在信号继续通过SAS线缆14传输至级联板302的控制器121的过程中,信号的抖动进一步加剧,导致信号在到达级联板302的控制器121时已经不可识别。For signal jitter, the signal jitter intensifies during the process of the signal being transmitted from the controller 111 of the main control board 301 to the interface between the SAS cable 14 and the main control board 301, but the signal is still an identifiable signal at this time. During the process of continuing to transmit to the controller 121 of the cascading board 302 through the SAS cable 14 , the jitter of the signal is further aggravated, causing the signal to be unrecognizable when reaching the controller 121 of the cascading board 302 .

如图3B所示,采用本实施例提供的通信系统,通过第一Retimer芯片13来转发数据时,对于信号的衰减,假设信号由主控板301的控制器111传输至SAS线缆14与主控板301的接口处的衰减为18db,通过SAS线缆14传输至级联板302的控制器121的衰减为16db,而第一Retimer芯片13对信号进行修正并按预设幅值进行增益补偿,给信号提供了20db的增益,则整个链路的衰减为14db,符合SAS3.0传输协议对衰减的要求。As shown in FIG. 3B, when the communication system provided by this embodiment is used to forward data through the first Retimer chip 13, for signal attenuation, it is assumed that the signal is transmitted from the controller 111 of the main control board 301 to the SAS cable 14 and the main The attenuation at the interface of the control board 301 is 18db, the attenuation of the controller 121 transmitted to the cascade board 302 through the SAS cable 14 is 16db, and the first Retimer chip 13 corrects the signal and performs gain compensation according to the preset amplitude , providing a gain of 20db to the signal, the attenuation of the entire link is 14db, which meets the attenuation requirements of the SAS3.0 transmission protocol.

对于信号的抖动,在信号由主控板301的控制器111传输至第一Retimer芯片13的过程中,信号抖动加剧,但此时信号仍为可识别信号,第一Retimer芯片13对信号进行修正,以全部或部分消除传输导致的信号抖动,并发送还原后的抖动较小的信号至级联板302的控制器121,在信号继续通过SAS线缆14传输至级联板302的控制器121的过程中,信号的抖动虽然加剧,但由于没有累加信号由主控板301的控制器111传输至第一Retimer芯片13时产生的抖动,故信号仍可识别。For signal jitter, the signal jitter is intensified during the process of signal transmission from the controller 111 of the main control board 301 to the first Retimer chip 13, but at this time the signal is still an identifiable signal, and the first Retimer chip 13 corrects the signal , to completely or partially eliminate the signal jitter caused by transmission, and send the restored signal with less jitter to the controller 121 of the cascade board 302, and then continue to transmit the signal to the controller 121 of the cascade board 302 through the SAS cable 14 During the process, although the jitter of the signal is intensified, the signal can still be recognized because there is no jitter generated when the accumulated signal is transmitted from the controller 111 of the main control board 301 to the first Retimer chip 13 .

进一步,由于SAS传输协议规定,在链路协商时,第一处理板11和第二处理板12间需要往返多次发送OOB信号来进行链路协商,而OOB信号的传输速率需要在不同速率之间进行切换,且切换要求的时间很短,如果第一Retimer芯片13在每次SAS链路的传输速率切换时均去重新锁定传输的信号的相位,则会出现第一Retimer芯片13重新锁定相位的时间超过SAS传输协议规定的传输速率切换时间的情况,进而导致传输中断。Further, due to the provisions of the SAS transmission protocol, during link negotiation, OOB signals need to be sent back and forth multiple times between the first processing board 11 and the second processing board 12 for link negotiation, and the transmission rate of the OOB signal needs to be between different rates. and the time required for switching is very short. If the first Retimer chip 13 re-locks the phase of the transmitted signal every time the transmission rate of the SAS link is switched, the first Retimer chip 13 will re-lock the phase. If the time exceeds the transmission rate switching time stipulated in the SAS transmission protocol, the transmission will be interrupted.

在本申请实施例中,为了提高SAS链路传输速率的切换速度,设置第一Retimer芯片13,根据所述链路协商信号中的信息,按照预设的传输速率对所述链路协商信号进行修正,并将修正后的链路协商信号通过所述SAS线缆14按照预设的传输速率传输给所述第二处理板12,其中,所述预设的传输速率是所述第一处理板11与所述第二处理板12间的通信链路支持的最大传输速率。In the embodiment of the present application, in order to increase the switching speed of the transmission rate of the SAS link, the first Retimer chip 13 is set, and according to the information in the link negotiation signal, the link negotiation signal is performed according to the preset transmission rate. Amended, and transmit the amended link negotiation signal to the second processing board 12 through the SAS cable 14 at a preset transmission rate, wherein the preset transmission rate is the first processing board 11 and the maximum transmission rate supported by the communication link between the second processing board 12.

通过将第一Retimer芯片13的传输速率锁定在所述预设速率,能避免第一Retimer芯片13重新锁定相位导致的时间消耗。By locking the transmission rate of the first Retimer chip 13 at the preset rate, time consumption caused by the first Retimer chip 13 re-locking the phase can be avoided.

在具体实施过程中,由于SAS3.0传输协议规定SAS链路的传输速率需要在1.5Gbps、3Gbps、6Gbps、12Gbps之间进行切换,所以可以设置所述预设频率具体为12Gbps。In the specific implementation process, since the SAS3.0 transmission protocol stipulates that the transmission rate of the SAS link needs to be switched among 1.5Gbps, 3Gbps, 6Gbps, and 12Gbps, the preset frequency can be specifically set to 12Gbps.

下面,以第一处理板11通过第一Retimer芯片13向第二处理板12传输6Gbps速率的01码形为例,来说明第一Retimer芯片13以预设的传输速率对信号进行修正的步骤:Next, take the first processing board 11 to transmit the 01 pattern of 6Gbps rate to the second processing board 12 through the first Retimer chip 13 as an example, to illustrate the steps for the first Retimer chip 13 to modify the signal at the preset transmission rate:

第一处理板11发送如图4所示的6Gbps速率的01码形401至第一Retimer芯片13;The first processing board 11 sends the 01 pattern 401 of the 6Gbps rate as shown in Figure 4 to the first Retimer chip 13;

第一Retimer芯片13使用12Gbps的速率对所述6Gbps速率的01码形进行修正,修正出12Gbps速率的0011码形402;The first Retimer chip 13 uses the rate of 12Gbps to modify the 01 pattern of the 6Gbps rate, and corrects the 0011 pattern 402 of the 12Gbps rate;

第一Retimer芯片13输出12Gbps速率的0011码形402至第二处理板12;The first Retimer chip 13 outputs the 0011 pattern 402 of 12Gbps rate to the second processing board 12;

第二处理板12以6Gbps的速率接收12Gbps速率的0011码形402,获得6Gbps速率的01码形401。The second processing board 12 receives the 0011 pattern 402 at a rate of 12Gbps at a rate of 6Gbps, and obtains the 01 pattern 401 at a rate of 6Gbps.

综上,设置第一Retimer芯片13以支持的传输频率中最大的速率对接收到的信号进行修复,一方面提升了SAS链路的传输速率的切换速度,另一方面还在保证传输数据不失真的基础上,防止出现高速信号驱动器件重新锁定信号相位的时间过长导致的传输中断,实现了提高SAS链路传输可靠性的技术效果。To sum up, the first Retimer chip 13 is set to repair the received signal at the maximum rate among the supported transmission frequencies, on the one hand, the switching speed of the transmission rate of the SAS link is improved, and on the other hand, the transmitted data is guaranteed to be undistorted On the basis of this, the transmission interruption caused by the long time for the high-speed signal drive device to re-lock the signal phase is prevented, and the technical effect of improving the transmission reliability of the SAS link is realized.

优选的,所述SAS线缆14可以为SAS电缆或SAS光缆,考虑到SAS线缆14长度越长,信号传输衰减越大,故在SAS线缆14长度较长时,更适于使用Retimer芯片来修正链路协商信号以降低信号衰减,即若所述SAS线缆14为SAS电缆,则所述SAS电缆的长度不小于0.5米;或若所述SAS线缆14为SAS光缆,则所述SAS光缆的长度不小于10米。Preferably, the SAS cable 14 can be a SAS cable or a SAS optical cable. Considering that the longer the length of the SAS cable 14, the greater the signal transmission attenuation, it is more suitable to use the Retimer chip when the length of the SAS cable 14 is longer. To modify the link negotiation signal to reduce signal attenuation, that is, if the SAS cable 14 is a SAS cable, the length of the SAS cable is not less than 0.5 meters; or if the SAS cable 14 is a SAS optical cable, the The length of the SAS optical cable is not less than 10 meters.

一种情形下,所述SAS线缆14可以为SAS电缆,通常,所述SAS电缆的长度不小于0.5米。为了保证信号质量,SAS电缆的长度可以不大于6米。另一种情形下,所述SAS线缆14可以为SAS光缆,通常,所述SAS光缆的长度不小于10米。为了保证信号质量,SAS光缆的长度可以不大于100米。In one case, the SAS cable 14 may be a SAS cable, and generally, the length of the SAS cable is not less than 0.5 meters. To ensure signal quality, the length of the SAS cable can be no greater than 6 meters. In another situation, the SAS cable 14 may be a SAS optical cable, and generally, the length of the SAS optical cable is not less than 10 meters. In order to ensure signal quality, the length of the SAS optical cable may not be greater than 100 meters.

基于同一发明构思,本发明提供了另一实施例,详见实施例二。Based on the same inventive concept, the present invention provides another embodiment, see Embodiment 2 for details.

实施例二:Embodiment two:

在实施例二中提供了一种通信系统,请参考图5,图5为本申请实施例二中通信系统的结构图,所述通信系统包括实施例一提供的第一处理板11、第二处理板12以及第一Retimer芯片13,还包括:A communication system is provided in Embodiment 2. Please refer to FIG. 5. FIG. 5 is a structural diagram of the communication system in Embodiment 2 of the present application. The processing board 12 and the first Retimer chip 13 also include:

第二Retimer芯片51,所述第二Retimer芯片51与所述第二处理板12的控制器121通过电路进行连接,用于对所述第一Retimer芯片13发送的所述修正后的链路协商信号再次进行修正,并将再次修正后的链路协商信号传输给所述第二处理板12的控制器121;The second Retimer chip 51, the second Retimer chip 51 is connected with the controller 121 of the second processing board 12 through a circuit, and is used for the link negotiation after the modification sent by the first Retimer chip 13 Correcting the signal again, and transmitting the revised link negotiation signal to the controller 121 of the second processing board 12;

所述第二处理板12,具体用于根据所述第二Retimer芯片51修正后的链路协商信号向所述第一处理板11返回所述链路响应信号,以与所述第一处理板11建立通信连接,其中,所述第二处理板12的工作模式为光模式。The second processing board 12 is specifically configured to return the link response signal to the first processing board 11 according to the link negotiation signal corrected by the second Retimer chip 51, so as to communicate with the first processing board 11 11 Establish a communication connection, where the working mode of the second processing board 12 is an optical mode.

在本申请实施例中,第二处理板12向第一处理板11返回的所述链路响应信号也会通过第二Retimer芯片51和第一Retimer芯片13的修正后在传输至第一处理板11,详细步骤为:In the embodiment of the present application, the link response signal returned by the second processing board 12 to the first processing board 11 will also be corrected by the second Retimer chip 51 and the first Retimer chip 13 and then transmitted to the first processing board. 11. The detailed steps are:

第二处理板12在光模式下,根据第二Retimer芯片51修正后的链路协商信号返回链路响应信号至第二Retimer芯片51;The second processing board 12 returns the link response signal to the second Retimer chip 51 according to the link negotiation signal modified by the second Retimer chip 51 in the optical mode;

第二Retimer芯片51对接收到的链路响应信号进行修正,再通过SAS链路将修正后的链路响应信号发送至第一Retimer芯片13;The second Retimer chip 51 corrects the received link response signal, and then sends the corrected link response signal to the first Retimer chip 13 through the SAS link;

第一Retimer芯片13对第二Retimer芯片51修正后的链路响应信号进行再次修正;The first Retimer chip 13 corrects the link response signal after the second Retimer chip 51 is corrected;

第一Retimer芯片13将再次修正后的链路响应信号发送至第一处理板11。The first Retimer chip 13 sends the corrected link response signal to the first processing board 11 .

具体来讲,设置两个Retimer芯片来修正传输的信号,能进一步减少信号衰减,同时进一步减少信号传输过程中的抖动,满足链路走线过长时对信号衰减和信号抖动的要求。Specifically, setting two Retimer chips to correct the transmitted signal can further reduce signal attenuation and jitter during signal transmission, meeting the requirements for signal attenuation and signal jitter when the link wiring is too long.

基于同一发明构思,本发明提供了另一实施例,详见实施例三。Based on the same inventive concept, the present invention provides another embodiment, see Embodiment 3 for details.

实施例三:Embodiment three:

在实施例三中提供了一种通信方法,应用于通信系统中,所述通信系统包括第一处理板、第二处理板以及第一Retimer芯片,其中,所述第一处理板与所述第二处理板通过串行小型计算机系统接口SAS线缆进行连接,所述第一处理板的第一控制器与所述第一Retimer芯片通过电路进行连接,所述第一Retimer芯片为具有时钟和数据恢复功能的高速信号驱动器件。In Embodiment 3, a communication method is provided, which is applied in a communication system, and the communication system includes a first processing board, a second processing board, and a first Retimer chip, wherein the first processing board and the second processing board The two processing boards are connected through a serial small computer system interface SAS cable, and the first controller of the first processing board is connected with the first Retimer chip through a circuit, and the first Retimer chip has clock and data High-speed signal-driven devices for recovery functions.

在本实施例中,所述通信系统可以为实施例一或实施例二提供的通信系统。In this embodiment, the communication system may be the communication system provided in Embodiment 1 or Embodiment 2.

如图6所示,所述方法包括:As shown in Figure 6, the method includes:

步骤S601,所述第一处理板发送链路协商信号;其中,所述第一处理板的工作模式为光模式,所述链路协商信号是所述第一处理板在光模式下发送的信号;Step S601, the first processing board sends a link negotiation signal; wherein, the working mode of the first processing board is optical mode, and the link negotiation signal is a signal sent by the first processing board in optical mode ;

步骤S602,所述第一Retimer芯片接收所述链路协商信号;Step S602, the first Retimer chip receives the link negotiation signal;

步骤S603,所述第一Retimer芯片根据所述链路协商信号中的信息对所述链路协商信号进行修正;Step S603, the first Retimer chip corrects the link negotiation signal according to the information in the link negotiation signal;

步骤S604,所述第一Retimer芯片将修正后的链路协商信号通过所述SAS线缆传输给所述第二处理板;Step S604, the first Retimer chip transmits the revised link negotiation signal to the second processing board through the SAS cable;

步骤S605,所述第二处理板根据所述第一Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号,以与所述第一处理板建立通信连接,其中,所述第二处理板的工作模式为光模式。Step S605, the second processing board returns a link response signal to the first processing board according to the link negotiation signal corrected by the first Retimer chip, so as to establish a communication connection with the first processing board, wherein, The working mode of the second processing board is light mode.

较佳的,所述第一Retimer芯片根据所述链路协商信号中的信息对所述链路协商信号进行修正包括:Preferably, the first Retimer chip correcting the link negotiation signal according to the information in the link negotiation signal includes:

所述第一Retimer芯片根据所述链路协商信号中的信息,按照预设的传输速率对所述链路协商信号进行修正;The first Retimer chip corrects the link negotiation signal according to the preset transmission rate according to the information in the link negotiation signal;

所述第一Retimer芯片将修正后的链路协商信号通过所述SAS线缆传输给所述第二处理板包括:The first Retimer chip transmitting the revised link negotiation signal to the second processing board through the SAS cable includes:

所述第一Retimer芯片将修正后的链路协商信号通过所述SAS线缆按照预设的传输速率传输给所述第二处理板,其中,所述预设的传输速率是所述第一处理板与所述第二处理板间的通信链路支持的最大传输速率。The first Retimer chip transmits the revised link negotiation signal to the second processing board through the SAS cable according to a preset transmission rate, wherein the preset transmission rate is the first processing board The maximum transmission rate supported by the communication link between the board and the second processing board.

较佳的,所述通信系统还包括第二Retimer芯片,所述第二处理板的第二控制器通过所述第二Retimer芯片与所述SAS线缆进行连接,所述方法还包括:Preferably, the communication system further includes a second Retimer chip, the second controller of the second processing board is connected to the SAS cable through the second Retimer chip, and the method further includes:

所述第二Retimer芯片对所述第一Retimer芯片修正后的链路协商信号再次进行修正,并将再次修正后的链路协商信号传输给所述第二处理板的控制器;The second Retimer chip corrects the link negotiation signal corrected by the first Retimer chip again, and transmits the corrected link negotiation signal to the controller of the second processing board;

所述第二处理板根据所述第一Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号包括:The second processing board returning a link response signal to the first processing board according to the link negotiation signal corrected by the first Retimer chip includes:

所述第二处理板的控制器根据所述第二Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号。The controller of the second processing board returns a link response signal to the first processing board according to the link negotiation signal corrected by the second Retimer chip.

较佳的,所述SAS线缆包括SAS电缆或SAS光缆,其中:Preferably, the SAS cable includes a SAS cable or a SAS optical cable, wherein:

若所述SAS线缆为SAS电缆,则所述SAS电缆的长度不小于0.5米;或If the SAS cable is a SAS cable, the length of the SAS cable is not less than 0.5 meters; or

若所述SAS线缆为SAS光缆,则所述SAS光缆的长度不小于10米。If the SAS cable is a SAS optical cable, the length of the SAS optical cable is not less than 10 meters.

需要说明的是,本申请实施例提供的系统和方法不仅可以用在通过SAS线缆连接的多个处理板上,也可以用在通过SAS线缆连接的控制框和级联框上,所述控制框和所述级联框中可以包含磁盘。可以理解的是,只要是通过SAS线缆14连接的两个通信节点均可以使用本发明实施例提供的系统和方法。It should be noted that the system and method provided by the embodiments of the present application can be used not only on multiple processing boards connected by SAS cables, but also on control boxes and cascade boxes connected by SAS cables. Disks may be included in the controller frame and the cascaded frame. It can be understood that, as long as the two communication nodes are connected through the SAS cable 14, the system and method provided by the embodiments of the present invention can be used.

上述本申请实施例中的技术方案,至少具有如下的技术效果或优点:The above-mentioned technical solutions in the embodiments of the present application have at least the following technical effects or advantages:

本发明实施例中,在第一处理板和第二处理板通过SAS线缆连接时,在第一处理板的第一控制器和SAS线缆间连接带时钟和数据恢复功能的高速信号驱动器件Retimer芯片,并设置第一处理板和第二处理板的工作模式为光模式,所述Retimer芯片用于修正所述第一控制器发送的链路协商信号,并将修正后的链路协商信号通过所述SAS线缆发送给所述第二处理板。从而通过所述Retimer芯片对信号的修正,降低了信号通过SAS链路传输过程中的衰减。In the embodiment of the present invention, when the first processing board and the second processing board are connected through a SAS cable, a high-speed signal drive device with clock and data recovery functions is connected between the first controller of the first processing board and the SAS cable Retimer chip, and set the working mode of the first processing board and the second processing board to optical mode, the Retimer chip is used to modify the link negotiation signal sent by the first controller, and send the modified link negotiation signal Send to the second processing board through the SAS cable. Therefore, through the correction of the signal by the Retimer chip, the attenuation of the signal during transmission through the SAS link is reduced.

尽管已描述了本发明的优选实施例,但本领域内的技术人员一旦得知了基本创造性概念,则可对这些实施例作出另外的变更和修改。所以,所附权利要求意欲解释为包括优选实施例以及落入本发明范围的所有变更和修改。While preferred embodiments of the invention have been described, additional changes and modifications to these embodiments can be made by those skilled in the art once the basic inventive concept is appreciated. Therefore, it is intended that the appended claims be construed to cover the preferred embodiment as well as all changes and modifications which fall within the scope of the invention.

显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明权利要求及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。Obviously, those skilled in the art can make various changes and modifications to the present invention without departing from the spirit and scope of the present invention. Thus, if these modifications and variations of the present invention fall within the scope of the claims of the present invention and equivalent technologies thereof, the present invention also intends to include these modifications and variations.

Claims (8)

1.一种通信系统,其特征在于,包括第一处理板、第二处理板以及第一Retimer芯片,其中:1. A communication system, characterized in that, comprises a first processing board, a second processing board and a first Retimer chip, wherein: 所述第一Retimer芯片与所述第一处理板的控制器通过电路进行连接,所述第一处理板与所述第二处理板通过串行小型计算机系统接口SAS线缆进行连接,所述第一Retimer芯片为具有时钟和数据恢复功能的高速信号驱动器件;The first Retimer chip is connected to the controller of the first processing board through a circuit, the first processing board is connected to the second processing board through a serial small computer system interface SAS cable, and the second A Retimer chip is a high-speed signal drive device with clock and data recovery functions; 所述第一处理板,用于当检测到所述第一处理板上连接有所述SAS线缆时,发送链路协商信号,其中,所述第一处理板的工作模式为光模式,所述链路协商信号是所述第一处理板在光模式下发送的电信号,所述链路协商信号为持续跳变信号,用于提供跳变沿以使所述第一Retimer芯片锁定所述链路协商信号的相位;The first processing board is configured to send a link negotiation signal when it is detected that the SAS cable is connected to the first processing board, wherein the working mode of the first processing board is an optical mode, and the The link negotiation signal is an electrical signal sent by the first processing board in optical mode, and the link negotiation signal is a continuous jump signal, which is used to provide a jump edge to enable the first Retimer chip to lock the The phase of the link negotiation signal; 所述第一Retimer芯片,用于根据所述链路协商信号中的信息对所述链路协商信号进行修正,并将修正后的链路协商信号通过所述SAS线缆传输给所述第二处理板;The first Retimer chip is configured to modify the link negotiation signal according to the information in the link negotiation signal, and transmit the corrected link negotiation signal to the second processing board; 所述第二处理板,用于根据所述第一Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号,以与所述第一处理板建立通信连接,其中,所述第二处理板的工作模式为光模式。The second processing board is configured to return a link response signal to the first processing board according to the link negotiation signal corrected by the first Retimer chip, so as to establish a communication connection with the first processing board, wherein, The working mode of the second processing board is light mode. 2.根据权利要求1所述的通信系统,其特征在于:2. The communication system according to claim 1, characterized in that: 所述第一Retimer芯片,具体用于根据所述链路协商信号中的信息,按照预设的传输速率对所述链路协商信号进行修正,并将修正后的链路协商信号通过所述SAS线缆按照预设的传输速率传输给所述第二处理板,其中,所述预设的传输速率是所述第一处理板与所述第二处理板间的通信链路支持的最大传输速率。The first Retimer chip is specifically used to modify the link negotiation signal according to the preset transmission rate according to the information in the link negotiation signal, and pass the corrected link negotiation signal through the SAS The cable is transmitted to the second processing board according to a preset transmission rate, wherein the preset transmission rate is the maximum transmission rate supported by the communication link between the first processing board and the second processing board . 3.根据权利要求1或2所述的通信系统,其特征在于,还包括:3. The communication system according to claim 1 or 2, further comprising: 第二Retimer芯片,所述第二Retimer芯片与所述第二处理板的控制器通过电路进行连接,用于对所述第一Retimer芯片发送的所述修正后的链路协商信号再次进行修正,并将再次修正后的链路协商信号传输给所述第二处理板的控制器;a second Retimer chip, the second Retimer chip is connected to the controller of the second processing board through a circuit, and is used to correct the corrected link negotiation signal sent by the first Retimer chip again, and transmit the revised link negotiation signal to the controller of the second processing board; 所述第二处理板,具体用于根据所述第二Retimer芯片修正后的链路协商信号向所述第一处理板返回所述链路响应信号,以与所述第一处理板建立通信连接,其中,所述第二处理板的工作模式为光模式。The second processing board is specifically configured to return the link response signal to the first processing board according to the link negotiation signal corrected by the second Retimer chip, so as to establish a communication connection with the first processing board , wherein the working mode of the second processing board is light mode. 4.根据权利要求1或2所述的通信系统,其特征在于,所述SAS线缆包括SAS电缆或SAS光缆,其中:4. The communication system according to claim 1 or 2, wherein the SAS cable comprises a SAS cable or a SAS optical cable, wherein: 若所述SAS线缆为SAS电缆,则所述SAS电缆的长度不小于0.5米;或If the SAS cable is a SAS cable, the length of the SAS cable is not less than 0.5 meters; or 若所述SAS线缆为SAS光缆,则所述SAS光缆的长度不小于10米。If the SAS cable is a SAS optical cable, the length of the SAS optical cable is not less than 10 meters. 5.一种通信方法,应用于通信系统中,其特征在于,所述通信系统包括第一处理板、第二处理板以及第一Retimer芯片,其中,所述第一处理板与所述第二处理板通过串行小型计算机系统接口SAS线缆进行连接,所述第一处理板的第一控制器与所述第一Retimer芯片通过电路进行连接,所述第一Retimer芯片为具有时钟和数据恢复功能的高速信号驱动器件,所述方法包括:5. A communication method, applied in a communication system, characterized in that the communication system includes a first processing board, a second processing board and a first Retimer chip, wherein the first processing board and the second processing board The processing board is connected through a serial small computer system interface SAS cable, the first controller of the first processing board is connected with the first Retimer chip through a circuit, and the first Retimer chip has clock and data recovery A high speed signal driving device of function, the method comprising: 所述第一处理板发送链路协商信号;其中,所述第一处理板的工作模式为光模式,所述链路协商信号是所述第一处理板在光模式下发送的电信号,所述链路协商信号为持续跳变信号,用于提供跳变沿以使所述第一Retimer芯片锁定所述链路协商信号的相位;The first processing board sends a link negotiation signal; wherein, the working mode of the first processing board is optical mode, and the link negotiation signal is an electrical signal sent by the first processing board in optical mode, so The link negotiation signal is a continuous jump signal, which is used to provide a jump edge so that the first Retimer chip locks the phase of the link negotiation signal; 所述第一Retimer芯片接收所述链路协商信号;The first Retimer chip receives the link negotiation signal; 所述第一Retimer芯片根据所述链路协商信号中的信息对所述链路协商信号进行修正;The first Retimer chip modifies the link negotiation signal according to the information in the link negotiation signal; 所述第一Retimer芯片将修正后的链路协商信号通过所述SAS线缆传输给所述第二处理板;The first Retimer chip transmits the revised link negotiation signal to the second processing board through the SAS cable; 所述第二处理板根据所述第一Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号,以与所述第一处理板建立通信连接,其中,所述第二处理板的工作模式为光模式。The second processing board returns a link response signal to the first processing board according to the link negotiation signal corrected by the first Retimer chip, so as to establish a communication connection with the first processing board, wherein the second processing board The working mode of the second processing board is light mode. 6.根据权利要求5所述的通信方法,其特征在于,所述第一Retimer芯片根据所述链路协商信号中的信息对所述链路协商信号进行修正包括:6. The communication method according to claim 5, wherein said first Retimer chip correcting said link negotiation signal according to information in said link negotiation signal comprises: 所述第一Retimer芯片根据所述链路协商信号中的信息,按照预设的传输速率对所述链路协商信号进行修正;The first Retimer chip corrects the link negotiation signal according to the preset transmission rate according to the information in the link negotiation signal; 所述第一Retimer芯片将修正后的链路协商信号通过所述SAS线缆传输给所述第二处理板包括:The first Retimer chip transmitting the revised link negotiation signal to the second processing board through the SAS cable includes: 所述第一Retimer芯片将修正后的链路协商信号通过所述SAS线缆按照预设的传输速率传输给所述第二处理板,其中,所述预设的传输速率是所述第一处理板与所述第二处理板间的通信链路支持的最大传输速率。The first Retimer chip transmits the revised link negotiation signal to the second processing board through the SAS cable according to a preset transmission rate, wherein the preset transmission rate is the first processing board The maximum transmission rate supported by the communication link between the board and the second processing board. 7.根据权利要求5或6所述的通信方法,其特征在于,所述通信系统还包括第二Retimer芯片,所述第二处理板的第二控制器通过所述第二Retimer芯片与所述SAS线缆进行连接,所述方法还包括:7. The communication method according to claim 5 or 6, wherein the communication system also includes a second Retimer chip, and the second controller of the second processing board communicates with the second Retimer chip through the second Retimer chip. SAS cables are connected, and the method also includes: 所述第二Retimer芯片对所述第一Retimer芯片修正后的链路协商信号再次进行修正,并将再次修正后的链路协商信号传输给所述第二处理板的控制器;The second Retimer chip corrects the link negotiation signal corrected by the first Retimer chip again, and transmits the corrected link negotiation signal to the controller of the second processing board; 所述第二处理板根据所述第一Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号包括:The second processing board returning a link response signal to the first processing board according to the link negotiation signal corrected by the first Retimer chip includes: 所述第二处理板的控制器根据所述第二Retimer芯片修正后的链路协商信号向所述第一处理板返回链路响应信号。The controller of the second processing board returns a link response signal to the first processing board according to the link negotiation signal corrected by the second Retimer chip. 8.根据权利要求5或6所述的通信方法,其特征在于,所述SAS线缆包括SAS电缆或SAS光缆,其中:8. The communication method according to claim 5 or 6, wherein the SAS cable comprises a SAS cable or a SAS optical cable, wherein: 若所述SAS线缆为SAS电缆,则所述SAS电缆的长度不小于0.5米;或If the SAS cable is a SAS cable, the length of the SAS cable is not less than 0.5 meters; or 若所述SAS线缆为SAS光缆,则所述SAS光缆的长度不小于10米。If the SAS cable is a SAS optical cable, the length of the SAS optical cable is not less than 10 meters.
CN201410259102.5A 2014-06-11 2014-06-11 A kind of communication system and communication means Active CN104052642B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410259102.5A CN104052642B (en) 2014-06-11 2014-06-11 A kind of communication system and communication means

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410259102.5A CN104052642B (en) 2014-06-11 2014-06-11 A kind of communication system and communication means

Publications (2)

Publication Number Publication Date
CN104052642A CN104052642A (en) 2014-09-17
CN104052642B true CN104052642B (en) 2017-11-24

Family

ID=51505026

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410259102.5A Active CN104052642B (en) 2014-06-11 2014-06-11 A kind of communication system and communication means

Country Status (1)

Country Link
CN (1) CN104052642B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109918329B (en) * 2019-02-28 2020-11-10 苏州浪潮智能科技有限公司 Communication system and communication method for configuring Retimer chip
CN110750481A (en) * 2019-10-21 2020-02-04 北京小米移动软件有限公司 Electronic device, signal transmission method, and storage medium

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7280589B2 (en) * 2003-07-24 2007-10-09 Sun Microsystems, Inc. Source synchronous I/O bus retimer
CN101577586A (en) * 2009-06-08 2009-11-11 中兴通讯股份有限公司 Method and system for realizing optical fibre interconnection based on SAS/SATA interface
CN103475695A (en) * 2013-08-21 2013-12-25 华为数字技术(成都)有限公司 Interconnection method and device for storage system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7280589B2 (en) * 2003-07-24 2007-10-09 Sun Microsystems, Inc. Source synchronous I/O bus retimer
CN101577586A (en) * 2009-06-08 2009-11-11 中兴通讯股份有限公司 Method and system for realizing optical fibre interconnection based on SAS/SATA interface
CN103475695A (en) * 2013-08-21 2013-12-25 华为数字技术(成都)有限公司 Interconnection method and device for storage system

Also Published As

Publication number Publication date
CN104052642A (en) 2014-09-17

Similar Documents

Publication Publication Date Title
US10958413B2 (en) Signal transmission method and system and retimer
US9020418B2 (en) Methods and apparatus related to a repeater
TWI530148B (en) Digital calibration-based skew cancellation for long-reach mipi d-phy serial links
US20120191887A1 (en) Computer system and method for signal transmitting
JPWO2006013641A1 (en) Integrated circuit device and signal transmission system
US20050144341A1 (en) Buffer management via non-data symbol processing for a point to point link
EP3200089B1 (en) Method, apparatus, communication equipment and storage media for determining link delay
CN104052642B (en) A kind of communication system and communication means
US20020110212A1 (en) Dynamic phase aligning interface
US9921899B2 (en) Monitoring serial link errors
US20160125835A1 (en) Display system and conversion apparatus
CN113726425B (en) Wired communication method, device, equipment and readable storage medium
JP2016005115A (en) Serial communication circuit and serial communication device
US11818238B2 (en) Low overhead high bandwidth data transfer protocol
CN107809395A (en) The communication means and battery management system of a kind of battery management system
US20210157579A1 (en) Architecture with micro-controller and high-speed active cables
TWI783649B (en) Retimer device and clock data recovery circuit
JP6299302B2 (en) Communication apparatus and communication system
JP7440447B2 (en) Connection circuit and communication interface
KR102840799B1 (en) Method for switching off a communication and corresponding communication arrangement
US11177665B2 (en) Redundant voltage delivery with active cables
JP2018045284A (en) Communication control device and communication control system
KR102019231B1 (en) Apparatus for managing signal quality, and control method thereof
JP2009130614A (en) COMMUNICATION CONTROL DEVICE, COMMUNICATION CONTROL METHOD, AND COMMUNICATION CONTROL PROGRAM
JP6874307B2 (en) Communication control device and communication control system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant