CN103996416B - A kind of reusable FTL verification method - Google Patents
A kind of reusable FTL verification method Download PDFInfo
- Publication number
- CN103996416B CN103996416B CN201410226573.6A CN201410226573A CN103996416B CN 103996416 B CN103996416 B CN 103996416B CN 201410226573 A CN201410226573 A CN 201410226573A CN 103996416 B CN103996416 B CN 103996416B
- Authority
- CN
- China
- Prior art keywords
- ftl
- sequence
- firmware
- usb
- model
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 29
- 238000012795 verification Methods 0.000 title claims abstract description 25
- 230000005284 excitation Effects 0.000 claims abstract description 4
- 238000012360 testing method Methods 0.000 claims description 7
- 238000012546 transfer Methods 0.000 claims description 7
- 230000008569 process Effects 0.000 description 8
- 238000004422 calculation algorithm Methods 0.000 description 7
- 238000013461 design Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000004899 motility Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000013519 translation Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000012942 design verification Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a kind of reusable FTL verification method, including building bus-structured verification platform, in order to build the flash controller model with USB model；The excitation injecting described verification platform comprises two parts, the firmware of the corresponding flash controller of a part, and another part is FTL sequence；Wherein, the compiler calling CPU is compiled to firmware, produces target program, and injects internal memory；FTL sequence is then injected by USB model, and by carrying out to FTL sequence verifying in order to simulate USB device at random, and the random of FTL sequence is obtained using the random fashion based on SV；SV is System Verilog.The debugging efficiency of FTL checking can be improved according to the present invention.
Description
Technical field
The present invention relates to the method that one kind is verified for FTL (Flash Translation Layer, flash translation layer (FTL)).
Background technology
Flash memory（Flash Memory, full name is flash memory）Read/write unit be page, and the size of page is generally 4KB
Or 8KB, but operating system read-write data is by HDD（Hard Disk Drive, hard disk drive）Sector size carry out
（As 512Byte（Byte））, more troublesome is that flash memory is wiped with block office, and does not wipe and just cannot write, and this leads to grasp
SSD cannot be managed as the file system that system currently uses at all（Solid State Disk, solid state hard disc）, need to change more
Advanced, complicated file system goes to solve this problem, but thus can increase the burden of operating system.
And in order to not increase the burden of operating system, SSD invents disk the operation of flash memory by the way of software
Independent sector operates, here it is FTL.Because FTL is present in file system and physical medium（Flash memory）Between, operating system only need to be with
Originally equally operate LBA（Logical Block Address, logical block addresses, abbreviation logical address）, and LBA arrives
PBA（Physics Block Address, physical block address, abbreviation physical address）All conversion work, just entirely transfer to
FTL is responsible for.
Understand, FTL is between NAND according to aforesaid content（NAND gate）Flash chip（It is the movement core of solid state hard disc
Piece）With base file system（As FAT32）Between a conversion layer, it enables operating system and file system hard as accessing
Disk equally accesses NAND flash memory equipment.
FTL Algorithm constitution firmware and configure on such as flash controller, be to FTL layer output FTL sequence process
Algorithm.Good FTL algorithm, while ensureing read or write speed, by monitoring write and the erasing times of the page, allows each page
The write in face and erasing times are kept in balance, and the life-span of nand flash memory chip can be significantly increased.Thus, FTL is except for LBA
To outside the mapping of PBA, garbage reclamation also to be taken into account, many contents such as wear leveling.
In the conventional digital SoC based on FTL（System on Chip, SOC(system on a chip)）In development process, FTL firmware
Debugging cycle will be far above hardware, and reason is exactly that firmware is debugged invisible it is impossible to be carried out by the waveform of similar hardware designs
The precise positioning of mistake, adds FTL algorithm itself, as previously mentioned the work such as address of cache to be processed, garbage reclamation and wear leveling
Make, complexity is higher, and debugging efficiency is very low.
Content of the invention
Therefore, it is an object of the invention to provide a kind of reusable FTL verification method, to improve the debugging of FTL checking
Efficiency.
The present invention employs the following technical solutions：
A kind of reusable FTL verification method, including
Build bus-structured verification platform, in order to build the flash controller model with USB model；
The excitation injecting described verification platform comprises two parts, the firmware of the corresponding flash controller of a part, another part
For FTL sequence；
Wherein, the compiler calling CPU is compiled to firmware, produces target program, and injects internal memory；
FTL sequence is then injected by USB model, by carrying out to FTL sequence testing in order to simulate USB device at random
Card, and the random random fashion acquisition adopting based on SV of FTL sequence；SV is System Verilog.
Above-mentioned reusable FTL verification method, the acquisition of FTL sequence also includes finding in selecting or test
Problem by firmware personnel input.
Above-mentioned reusable FTL verification method, described FTL sequence is deposited in the way of file, and during checking, USB model is read
FTL sequential file is taken to obtain FTL sequence.
Above-mentioned reusable FTL verification method, described USB model is the USB model based on SV.
The interface of above-mentioned reusable FTL verification method, USB model and RTL is realized in program (program), from
And it is divided into different time domains in a program；Wherein RTL is register-transfer level, i.e. Method at Register Transfer Level.
Above-mentioned reusable FTL verification method, emulates to RTL in front end, executes firmware with it.
According to the present invention, FTL sequence random, the random fashion based on SV obtains, and can change sequence ground by constraint
The scope of location, data package size and reading and writing data direction, thus there is more preferable motility, convenient debugging, thus improve
Debugging efficiency.
Brief description
Fig. 1 is a kind of Organization Chart of verification platform.
Specific embodiment
With reference to Fig. 1, the verification platform framework corresponding to this verification method, by CPU, RAM, USB, Flash, AHB_
The module composition bus apparatus such as Arbiter, DMA, hang over bus AHB（Advanced High performance Bus）, overall
Constitute bus structures, corresponding to flash controller, constitute the model of flash controller.
The external drive of verification platform is divided into two parts, firmware（firmware）With FTL sequence.Wherein firmware is with file side
Formula is deposited, and forms firmware file, in order to deposit firmware, before emulation starts, configuration script is from this firmware file
Read firmware, call the compiler of CPU to be compiled firmware, the target program that compiling produces simultaneously injects RAM（Internal memory）It is central,
Running environment is depicted.FTL sequential file is to USB model（USB model）The FTL sequence that it sends is provided.
USB model is used for simulating USB, sends the read-write of FTL sequence and analog data.
Before emulation starts, script calls compiler, and firmware is compiled, and changes into the file format that CPU can execute,
The i.e. executable target program of CPU.
FTL sequence for emulation has two kinds：The first, by firmware, personnel provide, for running specific emulation, for sending out
The FTL sequence of existing problem, the rapid position positioning bug；Second, is obtained by randomly generating mode, this mode be used for into
The substantial amounts of random test of row.
Wherein for some empirical test objects, FTL sequence can be added to, for some the new problems finding,
Directly can be provided by firmware personnel.
In addition, for some in FTL sequence the less object of weight, the probability directly being arrived at random when random is relatively
Little it is also possible to directly be provided by firmware personnel.
The random of FTL sequence is obtained using the random fashion based on SV (System Verilog), can be changed by constraint
Become sequence address scope, data package size, and reading and writing data direction, thus there is more preferable motility.
In addition, for constraint, can opening to tester, carry out artificial modification or correction, worked as with meeting
Front test needs.
With regard to SV, it is a kind of concept combining from Verilog, VHDL, C++, also verification platform language and asserting
Language is that is to say, that it is by hardware description language（HDL）With modern high-level language（C++）Combine.Make it for entering
The checking engineer of the design verification of trade the present high complexity has sizable captivation.
These all make System Verilog improve the ability of design setting model on a higher abstraction hierarchy.It
It is primarily located within the realization and checking flow process of chip.System Verilog has needed for chip design and checking engineer
Entire infrastructure, it is integrated with the characteristics such as OOP, dynamic thread and inter-thread communication, as a kind of industrial standard language
Speech, SV Comprehensive RTL design, test platform, asserts and coverage rate, is system-level design and checking provides powerful
Hold effect.
SystemVerilog is for RTL（Method at Register Transfer Level）, abstract model and advanced verification platform exploitation for
Full blast, because it possesses the architecture of execution this respect required by task, for example, is restricted arbitrary excitation generation, function
Cover or assert.
With regard to RTL, in RTL, IC is to be made up of one group of logical operation between depositor and depositor.Why such as
This, be because that most of circuit can be seen as storing binary data by depositor, by the logic between depositor
Operate and to complete the process of data, the flow process of data processing to be controlled by sequential state machine, these process and control can be with firmly
Part description language is describing.
RTL and the simple difference of gate leve are, RTL is to use hardware description language（Verilog or VHDL）Describe you to think
The function of reaching, gate leve is then to use specific logical block（Rely on the storehouse of producer）To realize your function, gate leve may finally
It is processed into the hardware of reality in semiconductor factory, in short, RTL and gate leve are to design the different phase on realizing, and RTL is through logic
After synthesis, just obtain gate leve.
RTL description is to be expressed as a finite state machine, or one can be on a predetermined clock cycle side
The more generally sequential state machine of register transfer is carried out on boundary, usual tri- kinds of language of VHDL/verilog/SV are described.
RTL circuit structure is simple, and element is few.
USB model is used for simulating USB, sends the read-write of FTL sequence and analog data.
FTL sequence is passed through to read the acquisition of FTL sequential file；Data passes through random acquisition.
USB model is write using SV and forms, and class-based characteristic makes it have very high reusability, the interface with RTL
In program（program）Middle realization, program passes through to divide different time domains（timing region）, can be prevented effectively from disorderly
Disorderly（race）Problem.And this USB model has cast aside the state machine flow process within USB, compared with traditional model
There is simple high speed.
Program is used for dividing the region of time domain for one that synopsys provides, and emulator can be with area in the region
Divide different time domains, for processing the sequential of RTL and TB, it is to avoid race problem
Emulation is carried out using nc-sim, and emulation starts rear wave file and can pass through the instruments such as verdi under emulation catalogue
Open, the emulation to FTL algorithm is debugged.
In sum, the method invented herein, can be carried out for specific FTL sequence or random FTL sequence
FTL algorithm simulating, and debugging waveform is provided.Compare traditional FTL adjustment method, there is location of mistake accurately, debugging is efficient
Feature.In firmware debugging process, using this method, the debugging efficiency of FTL algorithm can be greatly improved, reduce required for debugging
Each side resource consumption.
Claims (3)
1. a kind of reusable FTL verification method is it is characterised in that include
Build bus-structured verification platform, in order to build the flash controller model with USB model；
The excitation injecting described verification platform comprises two parts, the firmware of the corresponding flash controller of a part, and another part is FTL
Sequence；
Wherein, the compiler calling CPU is compiled to firmware, produces target program, and injects internal memory；
FTL sequence is then injected by USB model, by carrying out to FTL sequence verifying in order to simulate USB device at random, and
The random of FTL sequence is obtained using the random fashion based on SV；SV is System Verilog；
Described USB model is the USB model based on SV；
The interface of USB model and RTL is realized in a program, thus being divided into different time domains in a program；Wherein RTL is
Register-transfer level, i.e. Method at Register Transfer Level；
In front end, RTL is emulated, execute firmware with it.
2. reusable FTL verification method according to claim 1 is it is characterised in that the acquisition of FTL sequence also includes pin
To selected or test in find problem by firmware personnel input.
3. reusable FTL verification method according to claim 1 and 2 is it is characterised in that described FTL sequence is with file
Mode deposit, during checking, USB model read FTL sequential file obtain FTL sequence.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410226573.6A CN103996416B (en) | 2014-05-27 | 2014-05-27 | A kind of reusable FTL verification method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410226573.6A CN103996416B (en) | 2014-05-27 | 2014-05-27 | A kind of reusable FTL verification method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103996416A CN103996416A (en) | 2014-08-20 |
| CN103996416B true CN103996416B (en) | 2017-03-08 |
Family
ID=51310555
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410226573.6A Expired - Fee Related CN103996416B (en) | 2014-05-27 | 2014-05-27 | A kind of reusable FTL verification method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103996416B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105068764B (en) * | 2015-08-13 | 2018-06-12 | 北京京存技术有限公司 | A kind of device and method for simulating NandFlash |
| CN105068909B (en) * | 2015-08-13 | 2017-09-12 | 北京京存技术有限公司 | A kind of simulation test development platform of embedded memory |
| CN105183369B (en) * | 2015-08-13 | 2018-03-27 | 北京京存技术有限公司 | A kind of method of analog subscriber data storage in NandFlash |
| US10055377B2 (en) | 2016-02-24 | 2018-08-21 | Western Digital Technologies, Inc. | Using a proprietary framework on a standards-based embedded device |
| CN105975726A (en) * | 2016-05-27 | 2016-09-28 | 四川省豆萁科技股份有限公司 | Verification method and platform based on SystemVerilog language |
| CN109508540B (en) * | 2018-09-12 | 2023-06-23 | 成都奥卡思微电科技有限公司 | Chip safety monitoring method and safety monitoring chip |
| CN114492269B (en) * | 2022-04-02 | 2022-06-24 | 北京得瑞领新科技有限公司 | Flash memory controller verification system |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102623069A (en) * | 2012-02-13 | 2012-08-01 | 山东华芯半导体有限公司 | Random excitation flash model verification method |
| CN103049363A (en) * | 2013-02-01 | 2013-04-17 | 山东华芯半导体有限公司 | Verification method of NAND (neither agree not disagree) Flash controller |
-
2014
- 2014-05-27 CN CN201410226573.6A patent/CN103996416B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102623069A (en) * | 2012-02-13 | 2012-08-01 | 山东华芯半导体有限公司 | Random excitation flash model verification method |
| CN103049363A (en) * | 2013-02-01 | 2013-04-17 | 山东华芯半导体有限公司 | Verification method of NAND (neither agree not disagree) Flash controller |
Non-Patent Citations (1)
| Title |
|---|
| 应用SystemVerilog搭建USB验证平台;胥林等;《黑龙江科技信息》;20080615;第2008年卷(第17期);第72页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103996416A (en) | 2014-08-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103996416B (en) | A kind of reusable FTL verification method | |
| US11625521B2 (en) | Method, emulator, and storage media for debugging logic system design | |
| CN102623069B (en) | Random excitation flash model verification method | |
| US11868692B2 (en) | Address generators for verifying integrated circuit hardware designs for cache memory | |
| Boukhobza et al. | Flash Memory Integration: Performance and Energy Issues | |
| US9038006B2 (en) | Method and apparatus for generating gate-level activity data for use in clock gating efficiency analysis | |
| JP2017523489A (en) | Memory physical layer interface logic to generate dynamic random access memory (DRAM) commands with programmable delay | |
| Zuolo et al. | SSDExplorer: A virtual platform for performance/reliability-oriented fine-grained design space exploration of solid state drives | |
| Jung et al. | NANDFlashSim: High-fidelity, microarchitecture-aware NAND flash memory simulation | |
| Jung et al. | Architecture exploration of flash memory storage controller through a cycle accurate profiling | |
| US10664637B2 (en) | Testbench restoration based on capture and replay | |
| Salah | A unified UVM architecture for flash-based memory | |
| US7085976B1 (en) | Method and apparatus for hardware co-simulation clocking | |
| US20220066801A1 (en) | System and method for modeling memory devices with latency | |
| JP5454349B2 (en) | Performance estimation device | |
| US9864830B1 (en) | Method and apparatus for placement and routing of circuit designs | |
| US9946624B1 (en) | Systems and methods to capture data signals from a dynamic circuit | |
| CN105260545B (en) | A kind of verification method of programmable circuit system | |
| US8997210B1 (en) | Leveraging a peripheral device to execute a machine instruction | |
| US9075639B1 (en) | Systems and methods for handling interrupts during software design simulation | |
| Orlando et al. | Linux page fault analysis in android systems | |
| AbdElSalam | NVMe solid state drive verification solution using HW emulation and virtual device technologies | |
| Shekhawat et al. | A nand flash memory controller for energy-constrained edge computing applications | |
| Kayser et al. | Hyper-acceleration and HW/SW co-verification as an essential part of IBM eServer z900 verification | |
| GB2436631A (en) | Simulating a multi-processor system using cycle accurate or cycle approximate simulation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170308 |