[go: up one dir, main page]

CN103943554B - The method extending the technique waiting time of ultra-low dielectric constant material - Google Patents

The method extending the technique waiting time of ultra-low dielectric constant material Download PDF

Info

Publication number
CN103943554B
CN103943554B CN201410138998.1A CN201410138998A CN103943554B CN 103943554 B CN103943554 B CN 103943554B CN 201410138998 A CN201410138998 A CN 201410138998A CN 103943554 B CN103943554 B CN 103943554B
Authority
CN
China
Prior art keywords
time
waiting time
ultra
dielectric constant
low dielectric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410138998.1A
Other languages
Chinese (zh)
Other versions
CN103943554A (en
Inventor
周军
朱亚丹
贺忻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huali Microelectronics Corp
Original Assignee
Shanghai Huali Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huali Microelectronics Corp filed Critical Shanghai Huali Microelectronics Corp
Priority to CN201410138998.1A priority Critical patent/CN103943554B/en
Publication of CN103943554A publication Critical patent/CN103943554A/en
Application granted granted Critical
Publication of CN103943554B publication Critical patent/CN103943554B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H10W20/032

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

本发明提供了一种延长超低介电常数材料的工艺等待时间的方法,包括:第一步骤:在超低介电常数材料中形成铜互连;第二步骤:在超低介电常数材料中形成铜互连之后,计算沉积阻挡层的等待时间并判断沉积阻挡层的等待时间是否超过规定的等待时间,并且在沉积阻挡层的时间超过规定的等待时间的情况下执行下述第三步骤至第六步骤;第三步骤:对硅片表面进行第一次处理,例如利用化学机械研磨对硅片表面进行第一次处理;第四步骤:在对硅片表面进行第一次处理之后对硅片进行高温的除湿;第五步骤:在对硅片进行高温的除湿之后利用氢等离子体对铜的表面进行第二次处理;第六步骤:在对铜的表面进行第二次处理之后沉积阻挡层。

The invention provides a method for prolonging the process waiting time of ultra-low dielectric constant materials, comprising: first step: forming copper interconnection in ultra-low dielectric constant material; second step: forming copper interconnection in ultra-low dielectric constant material After the copper interconnection is formed in , calculate the waiting time for depositing the barrier layer and judge whether the waiting time for depositing the barrier layer exceeds the specified waiting time, and perform the following third step when the time for depositing the barrier layer exceeds the specified waiting time To the sixth step; the third step: the silicon wafer surface is treated for the first time, such as utilizing chemical mechanical grinding to treat the silicon wafer surface for the first time; the fourth step: after the silicon wafer surface is treated for the first time High temperature dehumidification of the silicon wafer; the fifth step: after the high temperature dehumidification of the silicon wafer, the surface of the copper is treated with hydrogen plasma for the second time; the sixth step: after the second treatment of the copper surface, the deposition barrier layer.

Description

延长超低介电常数材料的工艺等待时间的方法Method for prolonging the process waiting time of ultra-low dielectric constant materials

技术领域technical field

本发明涉及半导体制造领域,更具体地说,本发明涉及一种延长超低介电常数材料的工艺等待时间(Queuetime)的方法。The invention relates to the field of semiconductor manufacturing, and more specifically, the invention relates to a method for prolonging the process waiting time (Queuetime) of ultra-low dielectric constant materials.

背景技术Background technique

众所周知,传统的ULSI互连线采用的是Al/SiO2系统,要通过改变p和k来改善ULSI的性能,就需要开发新的互连系统。根据图1所示,首先,可以采用低电阻率的金属替代A1作为互连材料,降低互连电阻,提高ULSI的速度。针对这一方面,IBM公司于1998年,宣布它开发出铜(Cu的电阻率是A1的60%)做金属互连,目前早已达到工业水平。因为在室温只有银能表现出更高的电导率,但是差别只有5%,所以,在这一方面提高将不被抱以希望。其次,可以进一步采用低介电常数材料(k<4)代替现有的SiO2(SiO2的介电常数为4.2)作为互连线层间或者每层互连线间的绝缘介质,减小互连延迟和功率耗散的效果将更加显著。因此在40nm及以下,半导体制造工艺普遍采用了超低介电常数材料作为铜后段互连的介质层。As we all know, the traditional ULSI interconnection uses the Al/SiO 2 system. To improve the performance of ULSI by changing p and k, it is necessary to develop a new interconnection system. As shown in Figure 1, first, metals with low resistivity can be used instead of A1 as the interconnection material to reduce the interconnection resistance and increase the speed of ULSI. In response to this aspect, IBM announced in 1998 that it had developed copper (the resistivity of Cu is 60% of A1) as a metal interconnection, which has already reached the industrial level. Since only silver exhibits a higher conductivity at room temperature, but the difference is only 5%, an improvement in this respect would be hopeless. Secondly, low dielectric constant materials (k<4) can be further used to replace the existing SiO2 (the dielectric constant of SiO2 is 4.2) as the insulating medium between the interconnection layers or between each layer of interconnection lines, reducing the interconnection The effects of latency and power dissipation will be more pronounced. Therefore, at 40nm and below, ultra-low dielectric constant materials are generally used in the semiconductor manufacturing process as the dielectric layer of the copper back-end interconnection.

而超低介电常数材料(k<2)为了降低介电常数,普遍采用了疏松多孔的结构。在形成铜互连进行铜CMP之后,需要及时在超低介电常数材料上面沉积一层SiOC或者Si3N4等材料,以封闭超低介电常数材料疏松多孔的结构,阻止有大量的水气和其他杂质被吸收进入介质层材料内,从而会对电迁移和与时间相关电介质击穿产生不利的影响。具体地,工艺等待时间越长,水气就越多,而电迁移的性能就越差。In order to reduce the dielectric constant, the ultra-low dielectric constant material (k<2) generally adopts a loose and porous structure. After forming copper interconnects and performing copper CMP, it is necessary to deposit a layer of SiOC or Si 3 N 4 on the ultra-low dielectric constant material in time to seal the loose and porous structure of the ultra-low dielectric constant material and prevent a large amount of water Gases and other impurities are absorbed into the dielectric layer material, which can adversely affect electromigration and time-dependent dielectric breakdown. Specifically, the longer the process wait time, the more moisture and the worse the performance of electromigration.

因此,业界普遍通过对相关工艺过程中的等待时间进行限制,从而减少超低介电常数材料对水气和其他杂质的吸收。但是,因为等待时间限制较紧,有些工艺之间的等待时间甚至不能超过两小时,有时有些硅片来不及进行处理,超过了等待时间,只能做报废处理,严重地影响了产能并造成浪费;迫切需要合适的方法来适当延长可取的等待时间,并不对电迁移和与时间相关电介质击穿产生不利的影响。Therefore, the industry generally limits the waiting time in the relevant process to reduce the absorption of water vapor and other impurities by ultra-low dielectric constant materials. However, due to the tight waiting time limit, the waiting time between some processes cannot even exceed two hours. Sometimes some silicon wafers are too late to be processed. If the waiting time is exceeded, they can only be scrapped, seriously affecting production capacity and causing waste; Appropriate methods are urgently needed to appropriately extend the desirable latency without adversely affecting electromigration and time-dependent dielectric breakdown.

发明内容Contents of the invention

本发明所要解决的技术问题是针对现有技术中存在上述缺陷,提供一种能够延长铜CMP(化学机械研磨)工艺之后的等待时间的方法The technical problem to be solved by the present invention is to provide a method for prolonging the waiting time after the copper CMP (chemical mechanical polishing) process in view of the above-mentioned defects in the prior art

为了实现上述技术目的,根据本发明,提供了一种延长超低介电常数材料的工艺等待时间的方法,其包括:In order to achieve the above technical purpose, according to the present invention, a method for prolonging the process waiting time of ultra-low dielectric constant materials is provided, which includes:

第一步骤:在超低介电常数材料中形成铜互连;The first step: forming copper interconnects in ultra-low dielectric constant materials;

第二步骤:在超低介电常数材料中形成铜互连之后,计算沉积阻挡层的等待时间并判断沉积阻挡层的等待时间是否超过规定的等待时间,并且在沉积阻挡层的时间超过规定的等待时间的情况下执行下述第三步骤至第六步骤;Step 2: After forming the copper interconnection in the ultra-low dielectric constant material, calculate the waiting time for depositing the barrier layer and judge whether the waiting time for depositing the barrier layer exceeds the specified waiting time, and if the time for depositing the barrier layer exceeds the specified waiting time In the case of waiting time, perform the following third step to sixth step;

第三步骤:对硅片表面进行第一次处理,例如利用化学机械研磨对硅片表面进行第一次处理;The third step: performing the first treatment on the surface of the silicon wafer, for example, performing the first treatment on the surface of the silicon wafer by chemical mechanical grinding;

第四步骤:在对硅片表面进行第一次处理之后对硅片进行高温的除湿;The fourth step: dehumidify the silicon wafer at high temperature after the first treatment on the surface of the silicon wafer;

第五步骤:在对硅片进行高温的除湿之后利用氢等离子体对铜的表面进行第二次处理;The fifth step: After dehumidifying the silicon wafer at high temperature, use hydrogen plasma to treat the copper surface for the second time;

第六步骤:在对铜的表面进行第二次处理之后沉积阻挡层。Sixth step: Depositing a barrier layer after the second treatment of the copper surface.

优选地,在第二步骤中判断在沉积阻挡层的时间未超过规定的等待时间的情况下执行下可第二步骤之后直接沉积阻挡层。Preferably, if it is judged in the second step that the time for depositing the barrier layer does not exceed the prescribed waiting time, the second step can be performed directly to deposit the barrier layer.

优选地,阻挡层的材料为SiOC或者Si3N4Preferably, the barrier layer is made of SiOC or Si 3 N 4 .

优选地,所述超低介电常数材料为含有孔隙的含有硅、碳、氢、氧元素的材料。Preferably, the ultra-low dielectric constant material is a porous material containing silicon, carbon, hydrogen, and oxygen.

优选地,对硅片表面进行的第一次处理所去除的超低介电常数材料的厚度为100-500A。Preferably, the thickness of the ultra-low dielectric constant material removed in the first treatment on the surface of the silicon wafer is 100-500A.

优选地,高温的除湿工艺中的温度为250-400℃,时间为10s至300s。Preferably, the temperature in the high temperature dehumidification process is 250-400°C, and the time is 10s to 300s.

优选地,利用氢等离子体对铜的表面的第二次处理中,所使用的气体为纯的氢气或者氢氦混合气或者氩气,处理时间为30s至200s。Preferably, in the second treatment of the copper surface by hydrogen plasma, the gas used is pure hydrogen or hydrogen-helium mixture gas or argon, and the treatment time is 30s to 200s.

本发明通过相关的处置措施可以有效延长等待时间,从而减小其对电迁移和与时间相关电介质击穿的影响。其中,本发明延长了铜工艺之后的等待时间,减少了因为超出等待时间从而引起报废的硅片,从而节约成本。The present invention can effectively prolong the waiting time through relevant treatment measures, thereby reducing its influence on electromigration and time-related dielectric breakdown. Among them, the present invention prolongs the waiting time after the copper process, reduces the scrapped silicon wafers caused by exceeding the waiting time, and thus saves the cost.

附图说明Description of drawings

结合附图,并通过参考下面的详细描述,将会更容易地对本发明有更完整的理解并且更容易地理解其伴随的优点和特征,其中:A more complete understanding of the invention, and its accompanying advantages and features, will be more readily understood by reference to the following detailed description, taken in conjunction with the accompanying drawings, in which:

图1示意性地示出了根据本发明优选实施例的延长超低介电常数材料的工艺等待时间的方法的流程图。Fig. 1 schematically shows a flow chart of a method for prolonging the process waiting time of ultra-low dielectric constant materials according to a preferred embodiment of the present invention.

需要说明的是,附图用于说明本发明,而非限制本发明。注意,表示结构的附图可能并非按比例绘制。并且,附图中,相同或者类似的元件标有相同或者类似的标号。It should be noted that the accompanying drawings are used to illustrate the present invention, but not to limit the present invention. Note that drawings showing structures may not be drawn to scale. And, in the drawings, the same or similar elements are marked with the same or similar symbols.

具体实施方式detailed description

为了使本发明的内容更加清楚和易懂,下面结合具体实施例和附图对本发明的内容进行详细描述。In order to make the content of the present invention clearer and easier to understand, the content of the present invention will be described in detail below in conjunction with specific embodiments and accompanying drawings.

本发明涉及一种延长超低介电常数材料的工艺等待时间的方法。本发明中在超低介电常数材料中形成铜互连之后,等待沉积SiOC或者Si3N4等阻挡层的时间超过规定的等待时间,先进行少量的CMP对硅片表面进行处理,再进行350℃的除湿,最后用氢等离子体进行处理,处理完之后进行正常的沉积SiOC或者Si3N4等阻挡层的工艺。The invention relates to a method for prolonging the process waiting time of ultra-low dielectric constant materials. In the present invention, after the copper interconnection is formed in the ultra-low dielectric constant material, the waiting time for depositing barrier layers such as SiOC or Si 3 N 4 exceeds the specified waiting time, and a small amount of CMP is first performed to treat the surface of the silicon wafer, and then Dehumidification at 350°C, and finally treatment with hydrogen plasma, after the treatment, the normal process of depositing barrier layers such as SiOC or Si 3 N 4 is carried out.

具体地,图1示意性地示出了根据本发明优选实施例的延长超低介电常数材料的工艺等待时间的方法的流程图。Specifically, FIG. 1 schematically shows a flow chart of a method for extending the process waiting time of an ultra-low dielectric constant material according to a preferred embodiment of the present invention.

如图1所示,根据本发明优选实施例的延长超低介电常数材料的工艺等待时间的方法包括:As shown in Figure 1, the method for prolonging the process waiting time of ultra-low dielectric constant materials according to a preferred embodiment of the present invention includes:

第一步骤S1:在超低介电常数材料中形成铜互连;优选地,所述超低介电常数材料为含有大量孔隙的含有硅、碳、氢、氧等元素的材料,如BDII等;The first step S1: forming copper interconnection in the ultra-low dielectric constant material; preferably, the ultra-low dielectric constant material is a material containing silicon, carbon, hydrogen, oxygen and other elements containing a large number of pores, such as BDII, etc. ;

第二步骤S2:在超低介电常数材料中形成铜互连之后,计算沉积阻挡层的等待时间并判断沉积阻挡层的等待时间是否超过规定的等待时间,并且在沉积阻挡层的时间超过规定的等待时间的情况下执行下述第三步骤S3至第六步骤S6;例如,规定的等待时间可被设置为1-2个小时,或者4-8个小时;而有些工艺沉积阻挡层的等待时间8-48个小时;Second step S2: After forming the copper interconnection in the ultra-low dielectric constant material, calculate the waiting time for depositing the barrier layer and judge whether the waiting time for depositing the barrier layer exceeds the specified waiting time, and the time for depositing the barrier layer exceeds the specified time In the case of waiting time, the following third step S3 to sixth step S6 are performed; for example, the prescribed waiting time can be set to 1-2 hours, or 4-8 hours; and some processes wait for the deposition of barrier layer Time 8-48 hours;

第三步骤S3:对硅片表面进行第一次处理(部分处理),例如利用化学机械研磨对硅片表面进行第一次处理;优选地,对硅片表面进行的第一次处理所去除的超低介电常数材料的厚度一般为100-500A。The third step S3: performing the first treatment (partial treatment) on the surface of the silicon wafer, for example, using chemical mechanical grinding to perform the first treatment on the surface of the silicon wafer; preferably, the first treatment on the surface of the silicon wafer removes The thickness of the ultra-low dielectric constant material is generally 100-500A.

第四步骤S4:在对硅片表面进行第一次处理之后对硅片进行高温的除湿;优选地,高温的除湿工艺中的温度为250-400℃,时间为10s至300s。Fourth step S4: performing high-temperature dehumidification on the silicon wafer after the first treatment on the surface of the silicon wafer; preferably, the temperature in the high-temperature dehumidification process is 250-400° C., and the time is 10 s to 300 s.

第五步骤S5:在对硅片进行高温的除湿之后利用氢等离子体对铜的表面进行第二次处理;优选地,利用氢等离子体对铜的表面的第二次处理中,所使用的气体为纯的氢气(氢原子或者氢离子)或者氢氦混合气或者氩气,处理时间为30s至200s。The fifth step S5: after the high-temperature dehumidification of the silicon wafer, the surface of the copper is treated with hydrogen plasma for the second time; preferably, in the second treatment of the surface of copper with hydrogen plasma, the gas used It is pure hydrogen (hydrogen atom or hydrogen ion) or hydrogen-helium mixture gas or argon gas, and the processing time is 30s to 200s.

第六步骤S6:在对铜的表面进行第二次处理之后沉积阻挡层(例如,阻挡层的材料为SiOC或者Si3N4等)。The sixth step S6: depositing a barrier layer after the second treatment on the copper surface (for example, the material of the barrier layer is SiOC or Si 3 N 4 , etc.).

其中,在第二步骤S2中判断在沉积阻挡层的时间未超过规定的等待时间的情况下执行下可第二步骤S2之后直接沉积阻挡层(例如,阻挡层的材料为SiOC或者Si3N4等)(第七步骤S7)。Wherein, if it is judged in the second step S2 that the time for depositing the barrier layer does not exceed the prescribed waiting time, the barrier layer can be deposited directly after the second step S2 (for example, the material of the barrier layer is SiOC or Si 3 N 4 etc.) (seventh step S7).

本发明在超低介电常数材料中形成铜互连之后,等待沉积SiOC或者Si3N4等阻挡层的时间超过规定的等待时间时,目前业界只能将该硅片进行报废,而本发明中通过对超时的硅片先进行少量的CMP,对硅片表面进行处理,再进行高温的除湿,最后用氢等离子体对铜的表面进行处理,处理完之后进行正常的沉积SiOC或者Si3N4等阻挡层的工艺,从而有效的延长了等待时间(即可以在延长的等待时间的情况下使得不对电迁移和与时间相关电介质击穿的影响),减少了因为超时引起报废的硅片,降低了成本。After the present invention forms the copper interconnection in the ultra-low dielectric constant material, when the waiting time for depositing barrier layers such as SiOC or Si 3 N 4 exceeds the specified waiting time, the current industry can only scrap the silicon wafer, while the present invention In this method, a small amount of CMP is first performed on the overtimed silicon wafer, the surface of the silicon wafer is treated, and then high-temperature dehumidification is performed, and finally the surface of copper is treated with hydrogen plasma. After the treatment, the normal deposition of SiOC or Si 3 N is carried out. The 4th barrier layer process effectively prolongs the waiting time (that is, it can not affect electromigration and time-related dielectric breakdown under the extended waiting time), reducing the scrapped silicon wafers caused by overtime, Reduced costs.

可以理解的是,虽然本发明已以较佳实施例披露如上,然而上述实施例并非用以限定本发明。对于任何熟悉本领域的技术人员而言,在不脱离本发明技术方案范围情况下,都可利用上述揭示的技术内容对本发明技术方案作出许多可能的变动和修饰,或修改为等同变化的等效实施例。因此,凡是未脱离本发明技术方案的内容,依据本发明的技术实质对以上实施例所做的任何简单修改、等同变化及修饰,均仍属于本发明技术方案保护的范围内。It can be understood that although the present invention has been disclosed above with preferred embodiments, the above embodiments are not intended to limit the present invention. For any person skilled in the art, without departing from the scope of the technical solution of the present invention, the technical content disclosed above can be used to make many possible changes and modifications to the technical solution of the present invention, or be modified to be equivalent to equivalent changes. Example. Therefore, any simple modifications, equivalent changes and modifications made to the above embodiments according to the technical essence of the present invention, which do not deviate from the technical solution of the present invention, still fall within the protection scope of the technical solution of the present invention.

Claims (6)

1. the method for the technique waiting time extending ultra-low dielectric constant material, it is characterised in that including:
First step: form copper-connection in ultra-low dielectric constant material;
Second step: formed in ultra-low dielectric constant material after copper-connection, calculate the waiting time of deposit barrier layer and judge whether the waiting time of deposit barrier layer exceedes the waiting time of regulation, and performing following third step when the time of deposit barrier layer exceedes the waiting time of regulation to the 6th step;
Third step: silicon chip surface carries out first time process, utilizes cmp that silicon chip surface carries out first time process, and the first time that silicon chip surface is carried out processes the thickness of the ultra-low dielectric constant material removed and is
4th step: after silicon chip surface is carried out first time process, silicon chip is carried out the dehumidifying of high temperature;
5th step: utilize hydrogen plasma that the surface of copper carries out second time after silicon chip carries out the dehumidifying of high temperature and process;
6th step: the surface of copper is being carried out deposit barrier layer after second time processes.
2. the method for the technique waiting time of prolongation ultra-low dielectric constant material according to claim 1, it is characterized in that, judge in the second step when the time of deposit barrier layer not less than waiting time of regulation can Direct precipitation barrier layer after second step.
3. the method for the technique waiting time of prolongation ultra-low dielectric constant material according to claim 1 and 2, it is characterised in that the material on barrier layer is SiOC or Si3N4
4. the method for the technique waiting time of prolongation ultra-low dielectric constant material according to claim 1 and 2, it is characterised in that described ultra-low dielectric constant material is the material containing silicon, carbon, hydrogen, oxygen element containing hole.
5. the method for the technique waiting time of prolongation ultra-low dielectric constant material according to claim 1 and 2, it is characterised in that the temperature in the dehumidification process of high temperature is 250-400 DEG C, the time is 10s to 300s.
6. the method for the technique waiting time of prolongation ultra-low dielectric constant material according to claim 1 and 2, it is characterized in that, in utilizing hydrogen plasma that the second time on the surface of copper is processed, the gas used is pure hydrogen or hydrogen helium gas mixture or argon, and the process time is 30s to 200s.
CN201410138998.1A 2014-04-08 2014-04-08 The method extending the technique waiting time of ultra-low dielectric constant material Active CN103943554B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410138998.1A CN103943554B (en) 2014-04-08 2014-04-08 The method extending the technique waiting time of ultra-low dielectric constant material

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410138998.1A CN103943554B (en) 2014-04-08 2014-04-08 The method extending the technique waiting time of ultra-low dielectric constant material

Publications (2)

Publication Number Publication Date
CN103943554A CN103943554A (en) 2014-07-23
CN103943554B true CN103943554B (en) 2016-07-06

Family

ID=51191158

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410138998.1A Active CN103943554B (en) 2014-04-08 2014-04-08 The method extending the technique waiting time of ultra-low dielectric constant material

Country Status (1)

Country Link
CN (1) CN103943554B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106469230A (en) * 2015-08-19 2017-03-01 北大方正集团有限公司 A kind of non-activity duration length determining method and its system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1832128A (en) * 2005-02-22 2006-09-13 国际商业机器公司 Method of manufacturing interconnection structure and interconnection structure forming by thereof
CN101123215A (en) * 2006-08-11 2008-02-13 联华电子股份有限公司 copper damascene process
CN103377987A (en) * 2012-04-17 2013-10-30 中芯国际集成电路制造(上海)有限公司 Forming method and processing method of semiconductor structure

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20090116477A (en) * 2008-05-07 2009-11-11 삼성전자주식회사 Method for manufacturing a semiconductor device comprising an ultra low dielectric film

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1832128A (en) * 2005-02-22 2006-09-13 国际商业机器公司 Method of manufacturing interconnection structure and interconnection structure forming by thereof
CN101123215A (en) * 2006-08-11 2008-02-13 联华电子股份有限公司 copper damascene process
CN103377987A (en) * 2012-04-17 2013-10-30 中芯国际集成电路制造(上海)有限公司 Forming method and processing method of semiconductor structure

Also Published As

Publication number Publication date
CN103943554A (en) 2014-07-23

Similar Documents

Publication Publication Date Title
US10079176B2 (en) Method of using a barrier-seed tool for forming fine pitched metal interconnects
JP2012049516A5 (en)
JP2010530129A (en) Thermal method for cleaning post-CMP wafers
JP2008508176A (en) Method for purifying silicon carbide structure
CN103943554B (en) The method extending the technique waiting time of ultra-low dielectric constant material
TWI624568B (en) Silicon member for semiconductor apparatus and method of producing the same
JP4548280B2 (en) Manufacturing method of semiconductor device
CN115989192B (en) Polycrystalline silicon broken blocks and manufacturing method thereof
CN102856184A (en) Method for preparing high-k gate medium on surface of multi-layer graphene
CN110010445B (en) Manufacturing method of supporting substrate for bonded wafer and manufacturing method of bonded wafer
CN102446841B (en) A kind of preparation method of low stress metal hard mask layer
JP2012028713A (en) Method of forming gate stack
CN102723272B (en) semiconductor manufacturing method
Kang et al. In situ formation of Ag capping layer for preventing oxidation in copper chemical mechanical polishing
JPH03218629A (en) Cleaning of semiconductor substrate
JP2001102386A (en) Method for manufacturing semiconductor wafer
JP6369402B2 (en) Semiconductor substrate manufacturing method and semiconductor substrate
CN105826184B (en) The method for removing the silicon nitride layer on pattern wafer
JP2017050339A (en) Halogen removal method and manufacturing method of semiconductor device
CN104134629A (en) Method for reducing RC delay of integrated circuit
CN105261590B (en) A Method for Filling High Aspect Ratio 3D Through-Glass Vias
TWI231532B (en) Method for enhancing the speed of semiconductor device
TWI302714B (en) Bell jar cleaning-frequency reducing method
CN100401470C (en) Method for Controlling and Eliminating Foggy Micro-defects in Silicon Vapor Phase Epitaxial Layer
CN1661792A (en) Method for fabricating semiconductor device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant