[go: up one dir, main page]

CN103753961B - Disjunctor chip, disjunctor chipset, imaging cartridge and imaging cartridge group - Google Patents

Disjunctor chip, disjunctor chipset, imaging cartridge and imaging cartridge group Download PDF

Info

Publication number
CN103753961B
CN103753961B CN201310734682.4A CN201310734682A CN103753961B CN 103753961 B CN103753961 B CN 103753961B CN 201310734682 A CN201310734682 A CN 201310734682A CN 103753961 B CN103753961 B CN 103753961B
Authority
CN
China
Prior art keywords
disjunctor
appendage
chip
response
imaging device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310734682.4A
Other languages
Chinese (zh)
Other versions
CN103753961A (en
Inventor
丁励
陈浩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jihai Microelectronics Co ltd
Original Assignee
Apex Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apex Microelectronics Co Ltd filed Critical Apex Microelectronics Co Ltd
Priority to CN201310734682.4A priority Critical patent/CN103753961B/en
Publication of CN103753961A publication Critical patent/CN103753961A/en
Application granted granted Critical
Publication of CN103753961B publication Critical patent/CN103753961B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Electrophotography Configuration And Component (AREA)

Abstract

The invention provides a kind of disjunctor chip and the imaging cartridge comprising this disjunctor chip, described disjunctor chip comprises appendage and major part, described appendage comprises: interface unit, memory cell, response recognition unit, priority level dispensing unit and control unit, when responding recognition unit and recognizing response serial common bus not existing other box chips, the general information that memory cell stores is sent to printing imaging device by interface unit by control unit.To damage or when being removed, disjunctor chip of the present invention can respond printing imaging device in time at the appendage of other disjunctor chips, need not change other disjunctor chip, the Primary memory avoiding price in major part higher is wasted.

Description

Disjunctor chip, disjunctor chipset, imaging cartridge and imaging cartridge group
Technical field
The invention belongs to printing imaging field, particularly relate to disjunctor chip and comprise the imaging cartridge of this disjunctor chip.
Background technology
At printing imaging device (such as ink-jet printer, laser/LED printer) upper imaging cartridge (the such as print cartridge installed with box chip, toner cartridge and powder box) be a kind of application mode common in recent years, this box chip-stored is about the information of imaging cartridge, such printing imaging device can by this box chip of imaging cartridge, know the information of the imaging cartridge be installed on it, then printing imaging operation is performed exactly according to these information, and the recording materials in imaging cartridge are when ruing out of, by toward written information in box chip, the continuation limiting empty imaging cartridge uses.In known box chip, generally store the information of two types, one is unmodifiable information, such as, about the fix information of the brand of imaging cartridge, sequence number, the aspect such as capacity and date of manufacture; Another is the information of the service condition of real time record imaging cartridge, this kind of variable information includes consumption amount of recording material, recording materials surplus, number of print pages, residue number of print pages, first installed date etc., and the classification of the information that the box chip of different brands and type stores is generally different with kind.
For providing more pleasing coloured image, multiple imaging cartridge containing different colours recording materials installed by printing imaging device is common a kind of mode.Fig. 1 is multiple box chip and the bus connection diagram being printed as picture communication between devices in prior art, printing imaging device and four box chips are all connected on serial common bus, each box chip has been assigned with an address of devices, is respectively " 011 ", " 010 ", " 110 " and " 101 ".In fig. 2, serial common bus has four order wires, every bar order wire is for each box chip and to print imaging device be public, four order wires are voltage source signal line (VCC) respectively, earth connection (GND), can bi-directional transmission of information order wire (I/O) and the clock cable (CLK) of synchronised clock is provided for printing imaging device and multiple box chip.At box chip with when printing imaging device interactive communication, first send instruction by printing imaging device by serial common bus, this instruction comprises the address of devices of instruction access object.After box chip receives this instruction, according to the address of devices that instruction comprises, identify whether this instruction calls out self, if, then send response message to printing imaging device by serial common bus, and in the time thereafter by serial common bus and the information printing imaging device interaction box chip-stored; If recognize this instruction and non-call self, then enter dormancy or holding state, until receive print imaging device and send stopping, reset or power-up initializing signal.
Due in the box chip of same batch, generally store the fix information of multiple identical category, such as brand, capacity and date of manufacture, so in order to large-scale production is to reduce costs, this part information extracts by existing compatibility box chip, be stored into independently in annex storage, the information of other classifications is then all stored in another one main storage, annex storage is by the control of main storage, therefore main storage is only had to be assigned with an address of devices, annex storage is without the need to distribution devices address, the data of annex storage are only read owing to printing imaging device, and it is not carried out to the write of data, therefore annex storage can also select read-only storage, to reduce costs further.When printing imaging device and needing to access the information that annex storage stores, main storage is responsible for making an explanation printing the instruction of imaging device and forwarding information that annex storage stores to printing imaging device.Therefore, when production box chip, only need main storage and annex storage to be fixed on same a slice circuit board.
But, when the annex storage that the price on circuit board is lower is damaged, the box chip that can only more renew, and the main storage that on circuit board, price is higher just wastes.This situation should improve.
Summary of the invention
In order to main storage still can be used in the impaired situation of annex storage to reduce the waste of main storage, the invention provides a kind of disjunctor chip for imaging cartridge, described disjunctor chip comprises appendage and major part, it is characterized in that, described appendage comprises:
Interface unit, is connected to printing imaging device by serial common bus, and it is for receiving the instruction printing imaging device and send;
Memory cell, which stores the information being common to different imaging cartridge;
Response recognition unit, it for identifying, whether serial common bus exists response;
Priority level dispensing unit, it has preset priority level; With
Control unit, when receiving the instruction printing imaging device transmission, in the moment corresponding according to the priority level preset, controls the response on response recognition unit identification serial common bus, and the instruction of response printing imaging device.
In other examples, preferably, respond recognition unit recognize serial common bus do not exist response time, the general information that memory cell stores is sent to printing imaging device by interface unit by control unit.
In other examples, preferably, the priority level that described priority level dispensing unit is preset specifically identifies the moment of the instruction of moment and the response printing imaging device whether serial common bus existing response.
In other examples, preferably, the priority level preset is higher, then identify that the moment whether serial common bus existing response is relative forward with the moment of the instruction of response printing imaging device; On the contrary, priority level is lower, then identify that the moment whether serial common bus existing response is relative rearward with the moment of the instruction of response printing imaging device.
In other examples, preferably, the appendage of described disjunctor chip is connected, possibly in an attachable fashion, to major part.
In other examples, preferably, the major part of disjunctor chip and appendage are arranged on the two ends on same circuit board, and the circuit board between major part and appendage is formed with a V-arrangement elongated slot.
Present invention also offers a kind of disjunctor chipset, shown disjunctor chipset comprises at least two above-mentioned disjunctor chips, it is characterized in that, the default priority level of priority level dispensing unit of the appendage of each disjunctor chip is different.
Present invention also offers a kind of imaging cartridge, it is characterized in that, it is provided with arbitrary above-mentioned disjunctor chip.
Present invention also offers a kind of imaging cartridge group, it is characterized in that, it is separately installed with arbitrary above-mentioned disjunctor chip, and the default priority level of priority level dispensing unit of the appendage of each disjunctor chip is different.
By disjunctor chip provided by the invention and the imaging cartridge comprising this disjunctor chip, can other box chips whether be had (to be above-mentioned disjunctor chip by first identification control unit, the general designation of the OEM box chip of compatibility box chip and original-pack manufacturers produce) response, different appendages can be avoided to respond the signal conflict caused simultaneously, in addition, when printing imaging device and still needing the information of accessing the storage of impaired appendage, the setting of priority level dispensing unit can appendage to damage or when being removed wherein, ensure that other do not have appendage that is damaged or that remove can respond printing imaging device in time, thus ensure that the normal execution being printed as picture.When the appendage of indivedual disjunctor chip is removed, also need not change disjunctor chip, the Primary memory avoiding price in major part higher is wasted.
Accompanying drawing explanation
Shown in Fig. 1 is multiple box chip and the bus connection diagram being printed as picture communication between devices in prior art;
Shown in Fig. 2 is that the present invention's two disjunctor chips are connected the structural representation with disjunctor chip with the bus being printed as picture communication between devices;
Shown in Fig. 3 is the function structure chart of the appendage of disjunctor chip;
Shown in Fig. 4 is the memory addressing mapping graph of appendage and major part in disjunctor chip;
Shown in Fig. 5 is that the appendage of two disjunctor chips is responding signal timing diagram when printing the instruction of imaging device;
Shown in Fig. 6 is that the appendage of two disjunctor chips is responding another signal timing diagram when printing the instruction of imaging device;
Shown in Fig. 7 A is the front view that major part and appendage are all arranged on the disjunctor chip on same circuit board;
Shown in Fig. 7 B is the side view that major part and appendage are all arranged on the disjunctor chip on same circuit board.
Detailed description of the invention
For fully disclosing and embodying the advantage of various aspects of the present invention, below in conjunction with accompanying drawing, each exemplary embodiment of the present invention is described.
Embodiment one
The invention provides the detachable disjunctor chip for imaging cartridge of a kind of appendage, multiple such disjunctor chip is connected to printing imaging device by serial common bus, as shown in Figure 2, this disjunctor chip includes appendage and major part, appendage is connected, possibly in an attachable fashion, to major part, in Fig. 2 with disjunctor chip 100 and disjunctor chip 200 for be illustrated disjunctor chip composition and with the connected mode printing imaging device.Wherein, the address of devices of disjunctor chip 100 is for " 010 " and be stored in major part, its appendage can distribution devices address also can not distribution devices address.Major part and appendage are all provided with interface circuit separately, can be connected on serial common bus.Similarly, disjunctor chip 200 also comprises major part and appendage, and its address of devices " 110 " is also stored in major part.Disjunctor chip of the present invention, possesses the function of the OEM box chip of original-pack manufacturers produce, when attaching it to imaging cartridge, can coordinate and print imaging device work as OEM box chip.
Fig. 3 shows the structure composition of the appendage of disjunctor chip, and it comprises:
Interface unit 10, is connected to printing imaging device by serial common bus, and it is for receiving the instruction printing imaging device and send;
Memory cell 12, which stores the information of the different imaging cartridges being common to same printing imaging device, and these information both may be used for certain specific imaging cartridge, also may be used for other the imaging cartridge being applicable to same printing imaging device.This general information can be fix information, also can be variable information.This memory cell can adopt common nonvolatile memory, such as EPROM, EEPROM, FLASH memory, ferroelectric memory, phase transition storage etc., also volatile memory can be adopted to add the scheme of power supply, such as SRAM+ battery or electric capacity, DRAM+ battery or electric capacity;
Response recognition unit 14, it for identifying, whether serial common bus exists response;
Priority level dispensing unit 13, it has preset priority level; With
Control unit 11, when receiving the instruction printing imaging device transmission, in the moment corresponding according to the priority level preset, control response recognition unit 14 identifies the response on serial common bus, and the instruction of response printing imaging device.
Respond recognition unit 14 recognize serial common bus do not exist response time, the general information that memory cell 12 stores is sent to printing imaging device by interface unit 10 by control unit 11.
The appendage of different disjunctor chips, the default priority level of its priority level dispensing unit is different, priority level is higher, then identify and whether serial common bus exist other box chips that the moment of moment of response of (general designation being above-mentioned disjunctor chip, compatibility box chip and the OEM box chip of original-pack manufacturers produce) and the instruction of response printing imaging device is relative forward; On the contrary, priority level is lower, then identify and whether serial common bus exist other box chips that the moment of moment of response of (general designation being above-mentioned disjunctor chip, compatibility box chip and the OEM box chip of original-pack manufacturers produce) and the instruction of response printing imaging device is relative rearward.This moment is that the trailing edge sending last clock information of instruction with printing imaging device compares.Therefore, also can be understood as the priority level dispensing unit of default priority level, this priority level specifically identifies that moment of the response whether serial common bus existing other box chips and response print moment of instruction of imaging device, and the identification moment that different priority levels is corresponding is different with response moment difference.Such as, having preset the priority level dispensing unit that priority level is higher, its identification moment stored trailing edge of last clock information near print imaging device send instruction relative to the response moment, is also above-mentioned relatively forward; Preset the priority level dispensing unit that priority level is lower, its identification moment stored trailing edge of last clock information away from print imaging device send instruction relative to the response moment, also namely above-mentioned relative rearward.
The information stored due to the memory cell of appendage is a part for all information of whole disjunctor chip, and therefore, the addressing of the addressing of the memory cell of appendage and the memory of major part is continuous print.For the addressing mapping graph of the disjunctor chip 100 in Fig. 4, the fix information of three bytes of appendage, be addressed to first three reference address, be respectively " 01 ", " 02 " and " 03 ", the fix information of these three bytes is the general informations being common to other imaging cartridges, the i.e. appendage of disjunctor chip 200, also stores the general information of these three bytes.And the addressing of major part is from reference address " 04 ", major part stores fix information and variable information.Therefore, when appendage or major part receive the instruction printing imaging device, according to the reference address in instruction, can judge self whether to store information corresponding to this reference address, thus feed back to printing imaging device.Below, two imaging cartridges (namely only disjunctor chip 100 and disjunctor chip 200 are connected to serial common bus as shown in Figure 2) have only been installed and composition graphs 2 to Fig. 6 illustrates the function and efficacy of above-mentioned appendage unit module to print in imaging device.
When the instruction printing imaging device transmission contains address of devices " 010 " and reference address " 04 ", the major part of disjunctor chip 100 is by judging these address of devices and reference address, this instruction can be confirmed and be calling self and the fix information being addressed to " 04 " for access, the falling edge of last clock signal then after instruction, feeds back to printing imaging device by the fix information of reference address " 04 ".Because the appendage of disjunctor chip 100 does not comprise the fix information being addressed to " 04 ", thus this appendage recognizes this instruction and non-call self, ignores this instruction and enters holding state.And the address of devices of disjunctor chip 200 is " 110 ", therefore the major part of disjunctor chip and appendage can confirm this instruction and non-call self by address of devices or reference address, and ignore this instruction and enter holding state.
And just to start print imaging device time, print imaging device and often need the build-in attribute first obtaining imaging cartridge, therefore the instruction of access fix information can first be sent, such as pass through serial common bus after box chip or disjunctor chip power supply, first send the instruction comprising reference address " 01 ".Below, how the appendage of disjunctor chips 100 and disjunctor chip 200 responds this instruction respectively to divide three kinds of situations to illustrate, suppose that the default priority level of the priority level dispensing unit of the adjunct unit of disjunctor chip 100 is higher, and the default priority level of the priority level dispensing unit of the adjunct unit of disjunctor chip 200 is lower.
The first situation: when disjunctor chip 100 and disjunctor chip 200 are normally connected on serial common bus simultaneously.The appendage of disjunctor chip 100 and disjunctor chip 200 all have received the instruction comprising reference address " 01 " by its interface unit, see Fig. 5, locate in the trailing edge A moment of last clock signal printing imaging device transmission instruction, the OEM box chip of compatibility box chip and original-pack manufacturers produce is generally in this instruction of this time of day response, whether first the response recognition unit of the disjunctor chip 100 that priority level is higher starts to detect on serial common bus has other box chips (may be above-mentioned disjunctor chip, one of OEM box chip of compatibility box chip and original-pack manufacturers produce) respond this instruction, if do not had, then postpone the B moment of a period of time in the A moment to locate, the fix information of the reference address " 01 " that memory cell is stored by its interface unit by the appendage of disjunctor chip 100 first place of the information of addressing " 01 " (represent in Fig. 5 be low level signal) is sent to serial common bus, now print imaging device and can receive this information, if there are other this instructions of box die response, then the control of interface unit release to serial common bus of the appendage of disjunctor chip 100, enters holding state.And the disjunctor chip 200 that priority level is lower, the C moment of response recognition unit after the B moment of its appendage is located, check and whether universal serial bus has other box chips (may be one of OEM box chip of above-mentioned disjunctor chip, compatibility box chip and original-pack manufacturers produce) to respond this instruction, if had (being expressed as low level signal in Fig. 5), then the control of interface unit release to serial common bus of the appendage of disjunctor chip 200, enters holding state; If do not had, then postpone the D moment of a period of time in the C moment to locate, the fix information of the reference address " 01 " that memory cell is stored by its interface unit by the appendage of disjunctor chip 200 first place of the information of addressing " 01 " (represent in Fig. 6 be low level signal) is sent to serial common bus, now print imaging device and can receive this information, as shown in Figure 6.Obviously, because the appendage of the higher disjunctor chip 100 of priority level has responded this instruction, in this case, the appendage of disjunctor chip 200 no longer responds this instruction, and the response condition of disjunctor chip 100 and disjunctor chip 200 as shown in Figure 5.In this process, owing to printing the rising edge of imaging device in next clock signal, the E moment namely in Fig. 5 is located to detect and receives the response signal of disjunctor chip, print the Signal reception of imaging device and the information interaction of subsequent clock period so can not have influence on, the time difference of the present invention's utilization printing imaging device between transmission instruction and reception instruction respond realizes the detection to whether serial common bus there being other these instructions of box die response.
The second situation: when disjunctor chip 200 is normally connected on serial common bus, and the appendage of disjunctor chip 100 is damaged or when being removed.Damaged or when cannot work at appendage, in order to ensure the steady operation of circuit, appendage can be removed from disjunctor chip.Therefore the appendage of disjunctor chip 200 is only had to be have received the instruction comprising reference address " 01 " by its interface unit, the C moment of response recognition unit after the B moment of its appendage is located, check whether serial common bus has this instruction of other box die response, because the appendage of disjunctor chip 100 is damaged or be removed, the C moment remains high level (expression does not have other this instructions of box die response), then postpone the D moment of a period of time in the C moment to locate, the fix information of the reference address " 01 " that memory cell is stored by its interface unit by the appendage of disjunctor chip 200 first place of the information of addressing " 01 " (represent in Fig. 6 be low level signal) is sent to serial common bus, now print imaging device and can receive this information, in this case, the sequential chart that the output signal of the appendage of disjunctor chip 200 is similar to Figure 6.
The third situation: when disjunctor chip 100 is normally connected on serial common bus, and the appendage of disjunctor chip 200 is damaged or when being removed.Similar with the first situation, the appendage of disjunctor chip 100 have received the instruction comprising reference address " 01 " by its interface unit, then locate in the trailing edge A moment of last clock signal printing imaging device transmission instruction, the response recognition unit of its appendage detects on serial common bus whether have other this instructions of box die response, due to the TP top priority that the priority level dispensing unit of the appendage of disjunctor chip 100 is preset, the disjunctor die response not having other herein prints the instruction of imaging device, then postpone the B moment of a period of time in the A moment to locate, the fix information of the reference address " 01 " that memory cell is stored by its interface unit by the appendage of disjunctor chip 100 first place of the information of addressing " 01 " (represent in Fig. 5 be low level signal) is sent to serial common bus, now print imaging device and can receive this information.Locate in C moment and D moment, because the appendage of disjunctor chip 200 is damaged or be removed, these two moment can not change, in this case, and the sequential chart that the output signal of the appendage of disjunctor chip 100 is similar to Figure 5.
The appendage of above-mentioned disjunctor chip, not to be assigned with address of devices to be described.The information of what the memory cell due to appendage stored is different imaging cartridges being common to same printing imaging device, therefore, the address of devices of different imaging cartridge can also be stored in the memory unit, then when receiving the instruction containing address of devices and reference address, can also simultaneously according to address of devices and reference address, identifying whether is the instruction of calling out self, to determine whether to need to send by interface unit the general information self stored.If same information, such as about the information of recording material capacity, addressing in disjunctor chip 100 is " 01 ", and the addressing in disjunctor chip 200 is " 02 ", then must give appendage distribution devices address, and determine to need to send to the information printing imaging device according to address of devices and reference address simultaneously.
In order to remove the appendage of disjunctor chip when needed easily, the method of multiple fixing appendage can be adopted, one method is that appendage or its internal module are made plug-in unit pattern, when encapsulating, be inserted on disjunctor chip, when removing, can extract from disjunctor chip easily.Another kind method as shown in figures 7 a and 7b, the major part of disjunctor chip and appendage are all arranged on two ends on same circuit board (front view see Fig. 7 A disjunctor chip), circuit board between major part and appendage forms a V-arrangement elongated slot (side view see Fig. 7 B disjunctor chip) by machining, then can break deenergizing plate easily when needed, appendage is removed from disjunctor chip.By cutting into groove or the punching of other shapes in the position of V-arrangement elongated slot, also can play similar effect, do not limited at this.
Embodiment two
Present invention also offers a kind of disjunctor chipset being applicable to same printing imaging device, each disjunctor chip includes appendage and major part respectively, appendage is connected, possibly in an attachable fashion, to major part, these disjunctor chips can comprise above-mentioned disjunctor chip 100 and disjunctor chip 200, and the appendage of disjunctor chip comprises interface unit, memory cell, response recognition unit, priority level dispensing unit and control unit.The default priority level of priority level dispensing unit of the appendage of each disjunctor chip is different.The definition of the unit module of the appendage of the present embodiment and function, see embodiment one, do not repeat them here.
Visible, owing to can first identify the response whether serial common bus having other box chips in the present invention, different appendages can be avoided to respond the signal conflict caused simultaneously, in addition, when printing imaging device and still needing the information of accessing the storage of impaired appendage, the setting of priority level dispensing unit can appendage to damage or when being removed wherein, ensure that other do not have appendage that is damaged or that remove can respond printing imaging device in time, thus ensure that the normal execution being printed as picture.When the appendage of indivedual disjunctor chip is removed, also need not change disjunctor chip, the Primary memory avoiding price in major part higher is wasted.
Embodiment three
An aspect of of the present present invention additionally provides a kind of imaging cartridge, and the disjunctor chip of above-described embodiment one can be installed on this imaging cartridge; Another aspect of the present invention additionally provides the imaging cartridge group printing imaging device for same, the disjunctor chip of above-described embodiment one can be respectively installed in imaging cartridge group, and the default priority level of priority level dispensing unit of the appendage of the disjunctor chip of each imaging cartridge is different.
One of ordinary skill in the art will appreciate that: all or part of step realizing above-mentioned each embodiment of the method can have been come by programmed instruction or relevant hardware, and the unit of disjunctor chip also can have been come by computer program.Aforesaid program can be stored in a computer read/write memory medium.This program, when performing, performs the step comprising above-mentioned each embodiment of the method; And aforesaid storage medium comprises: ROM, RAM, magnetic disc or CD etc. various can be program code stored medium.
Last it is noted that above each embodiment is only in order to illustrate technical scheme of the present invention, be not intended to limit; Although with reference to foregoing embodiments to invention has been detailed description, those of ordinary skill in the art is to be understood that: it still can be modified to the technical scheme described in foregoing embodiments, or carries out equivalent replacement to wherein some or all of technical characteristic; And these amendments or replacement, do not make the essence of appropriate technical solution depart from the scope of various embodiments of the present invention technical scheme.

Claims (8)

1., for a disjunctor chip for imaging cartridge, described disjunctor chip comprises appendage and major part, it is characterized in that, described appendage comprises:
Interface unit, is connected to printing imaging device by serial common bus, and it is for receiving the instruction printing imaging device and send;
Memory cell, which stores the information being common to different imaging cartridge;
Response recognition unit, for identifying, whether serial common bus there is the response of other box chips in it;
Priority level dispensing unit, it has preset priority level, and default priority level is higher, then identify that the moment whether serial common bus existing the response of other box chips is relative forward with the moment of the instruction of response printing imaging device; On the contrary, priority level is lower, then identify that the moment whether serial common bus existing the response of other box chips is relative rearward with the moment of the instruction of response printing imaging device; With
Control unit, when receiving the instruction printing imaging device transmission, in the moment corresponding according to the priority level preset, controls the response of other box chips on response recognition unit identification serial common bus, and the instruction of response printing imaging device.
2. disjunctor chip according to claim 1, it is characterized in that, when responding recognition unit and recognizing response serial common bus not existing other box chips, the general information that memory cell stores is sent to printing imaging device by interface unit by control unit.
3. disjunctor chip according to claim 1, is characterized in that, the priority level that described priority level dispensing unit is preset specifically identifies that moment of whether serial common bus existing response and response print the moment of the instruction of imaging device.
4. disjunctor chip according to claim 1, is characterized in that, the appendage of described disjunctor chip is connected, possibly in an attachable fashion, to major part.
5. disjunctor chip according to claim 4, is characterized in that, the major part of disjunctor chip and appendage are arranged on the two ends on same circuit board, and the circuit board between major part and appendage is formed with a V-arrangement elongated slot.
6. a disjunctor chipset, shown disjunctor chipset comprise at least two as arbitrary in claim 1-5 as described in disjunctor chip, it is characterized in that, the default priority level of the priority level dispensing unit of the appendage of each disjunctor chip is different.
7. an imaging cartridge, is characterized in that, its be provided with as arbitrary in claim 1-5 as described in disjunctor chip.
8. an imaging cartridge group, is characterized in that, its be separately installed with as arbitrary in claim 1-5 as described in disjunctor chip, the default priority level of the priority level dispensing unit of the appendage of each disjunctor chip is different.
CN201310734682.4A 2013-12-27 2013-12-27 Disjunctor chip, disjunctor chipset, imaging cartridge and imaging cartridge group Active CN103753961B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310734682.4A CN103753961B (en) 2013-12-27 2013-12-27 Disjunctor chip, disjunctor chipset, imaging cartridge and imaging cartridge group

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310734682.4A CN103753961B (en) 2013-12-27 2013-12-27 Disjunctor chip, disjunctor chipset, imaging cartridge and imaging cartridge group

Publications (2)

Publication Number Publication Date
CN103753961A CN103753961A (en) 2014-04-30
CN103753961B true CN103753961B (en) 2016-04-13

Family

ID=50521350

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310734682.4A Active CN103753961B (en) 2013-12-27 2013-12-27 Disjunctor chip, disjunctor chipset, imaging cartridge and imaging cartridge group

Country Status (1)

Country Link
CN (1) CN103753961B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103744273B (en) * 2014-01-16 2016-06-29 珠海艾派克微电子有限公司 Disjunctor chip, disjunctor chipset, imaging cartridge and imaging cartridge group
CN109614060A (en) * 2019-01-18 2019-04-12 珠海艾派克微电子有限公司 Data transmission method, device, consumable chip and printing consumables
CN112383384B (en) * 2021-01-13 2021-04-06 成都铭科思微电子技术有限责任公司 Large-size chip based on-chip serial data communication and communication method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101853000A (en) * 2010-06-02 2010-10-06 珠海艾派克微电子有限公司 One-swath multi-imaging box chip, method using the same, imaging system and imaging box
CN102218928A (en) * 2011-05-13 2011-10-19 珠海天威技术开发有限公司 Programmable chip and upgrading method thereof
CN102442073A (en) * 2011-09-27 2012-05-09 珠海天威技术开发有限公司 Universal chip, communication method of universal chip, consumable container and imaging equipment

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07134455A (en) * 1993-11-11 1995-05-23 Fujitsu Ltd Optical unit of printing device and developing unit of printing device
KR100393062B1 (en) * 2001-01-10 2003-07-31 삼성전자주식회사 Double control unit capable of saving power and power control method thereof
CN102320192A (en) * 2011-08-12 2012-01-18 珠海天威技术开发有限公司 Consumable chip, consumable container and charging method for power accumulation unit of consumable chip

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101853000A (en) * 2010-06-02 2010-10-06 珠海艾派克微电子有限公司 One-swath multi-imaging box chip, method using the same, imaging system and imaging box
CN102218928A (en) * 2011-05-13 2011-10-19 珠海天威技术开发有限公司 Programmable chip and upgrading method thereof
CN102442073A (en) * 2011-09-27 2012-05-09 珠海天威技术开发有限公司 Universal chip, communication method of universal chip, consumable container and imaging equipment

Also Published As

Publication number Publication date
CN103753961A (en) 2014-04-30

Similar Documents

Publication Publication Date Title
CN101853000B (en) One-tape-multiple imaging box chip, method using same, imaging system and imaging box
CN101362401B (en) Ink box chip and read-write method of changeable information
US7761623B2 (en) Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US6880024B2 (en) Control system for memory storage device having two different interfaces
US7761626B2 (en) Methods for main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
CN103753961B (en) Disjunctor chip, disjunctor chipset, imaging cartridge and imaging cartridge group
CN101138906B (en) Universal chip and communication data updating method
CN105242882A (en) Frame storage method and apparatus for timing data and query method and apparatus for timing data
CN101794110B (en) Machine recognition method and device between imaging device and imaging box
CN102004701B (en) Method and device for distributing secondary memory
CN104417071B (en) Memory group, imaging cartridge and the method for changing box chip
JP2007265391A (en) Electronic subsystem assembly including radio frequency interface
CN105930754A (en) IC card reader and interface expansion method thereof
CN103744273A (en) Integrated chip, integrated chip group, imaging box and imaging box group
CN100589984C (en) Method for adjusting chip parameter to match an ink box with non-standard capacity, and the chip thereof
CN202115120U (en) Double-interface universal chip
CN113961496A (en) Communication circuit system, method, chip and storage medium
CN111858426B (en) Electronic tag reading and writing system and method
US12050822B2 (en) Access request response method, consumable chip, and storage medium
CN102744970A (en) High-speed ink cartridge chip
US7447925B2 (en) Method of state maintenance for flash storage card in communication protocol
CN100373404C (en) Process for initializing memory card
CN116346117A (en) IIC port expansion circuit, transmission method, transmission system, computer equipment and medium
CN101498990B (en) Self-adaptive starting method of NAND flash memory
CN202685551U (en) Lead plate, adapter, and imaging system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: 519075 area B, 7th floor, building 04, No. 63, Mingzhu North Road, Qianshan, Zhuhai, Guangdong

Patentee after: Jihai Microelectronics Co.,Ltd.

Address before: 519075 area B, 7th floor, building 04, No. 63, Mingzhu North Road, Qianshan, Zhuhai, Guangdong

Patentee before: APEX MICROELECTRONICS Co.,Ltd.

CP01 Change in the name or title of a patent holder