CN103684018B - The multi-electrical level inverter capacitor voltage balance circuit of principle is refreshed based on electric charge - Google Patents
The multi-electrical level inverter capacitor voltage balance circuit of principle is refreshed based on electric charge Download PDFInfo
- Publication number
- CN103684018B CN103684018B CN201310685543.7A CN201310685543A CN103684018B CN 103684018 B CN103684018 B CN 103684018B CN 201310685543 A CN201310685543 A CN 201310685543A CN 103684018 B CN103684018 B CN 103684018B
- Authority
- CN
- China
- Prior art keywords
- electric capacity
- voltage
- circuit
- partial voltage
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Inverter Devices (AREA)
Abstract
nullThe invention discloses a kind of multi-electrical level inverter capacitor voltage balance circuit refreshing principle based on electric charge,It is an auxiliary circuit being added on multi-electrical level inverter (part as shown in accompanying drawing dotted line 2)，For the balance of voltage kept in multi-electrical level inverter circuit on each DC partial voltage electric capacity，Including: equilibrium electric capacity and multiple control switch，Described equilibrium electric capacity is connected respectively side by side with multiple described DC partial voltage electric capacity，And described equilibrium electric capacity described controls switch with concatenating respectively on each path of multiple described DC partial voltage electric capacity，Switch by controlling described control，Described equilibrium electric capacity is in parallel with each DC partial voltage electric capacity in turn to be connected，By the way，The present invention is not only simple in structure、Reliability is high，And basic structure and principle are applicable to any level，The dynamic equilibrium of electric charge on diode-clamped multilevel inverters DC partial voltage electric capacity can be kept，And then maintain the balance of its voltage.
Description
Technical field
The present invention relates to multi-electrical level inverter field, particularly to a kind of multi-electrical level inverter refreshing principle based on electric charge
Capacitor voltage balance device and control method.
Background technology
The thought of multi-level converter is proposed the beginning of the eighties by A Nabae the earliest.With two traditional level translations
Device is compared, and multi-level converter increases due to output level number so that output waveform has more preferable harmonic spectrum and less.And voltage stress that each switching device bears is less.Be particularly suitable for high-power occasion, as high-voltage alternating speed governing,
Power system static reacance generator, active power filter, exchange flexibility power transmission and distribution and VSC-HVDC etc..Many level are inverse
Become device and mainly have a three basic structures: diode clamp formula, flying capacitor type, tandem type.Wherein diode clamp formula application neck
Territory is relatively wide, and Fig. 1 illustrates the topological structure of diode clamp formula three-level inverter of knowing clearly.There is direct current in the application in this circuit
The imbalance problem of lateral capacitance voltage;If it not being controlled by, multi-level converter will be made to be converted into two level converters,
And make partial switch device bear too high voltage stress and damage.Diode-clamped multilevel inverters capacitance voltage is not
Balance and include two aspects: the fluctuation of capacitance voltage and the skew of capacitance voltage.The fluctuation of voltage refers to voltage in the cycle
Instantaneous value changes but meansigma methods is constant；Variation refers to that average voltage changes.Both of which results from DC side
The discharge and recharge of electric capacity, it is generally the case that reactive current component makes voltage fluctuate, active current makes voltage occur partially
Moving, Fig. 2 and Fig. 3 respectively illustrates both of these case.
At present, balanced capacitor voltage is mainly set about in terms of hardware circuit and control algolithm two.Hardware circuit aspect have with
Lower several method:
1) multiple independent DC power supply is used；This can use multitap transformator to obtain through diode rectification.This side
Method eliminates derided capacitors, the most there is not balance of voltage problem, but shortcoming is transformer device structure complexity, bulky, efficiency
Lowly.
2) according to the drift condition of each point current potential, change current path and control capacitance voltage.This method is for three electricity
Flat above inverter, owing to the branch road needing detection is more, needs to increase more equipment, controls complexity, be difficult to practicality.
Control algolithm method is by selecting suitable redundant vectors, makes to flow in or out certain electricity within a sampling period
The average current held is zero.The method based on Virtual Space vector applying to three-level inverter of comparative maturity at present.
The shortcoming of this method is: for being almost difficult to find the most practical algorithm higher than the inverter of three level.The more important thing is,
The accumulative effect that control algolithm method is caused for approximating assumption and calculating error cannot eliminate, and longtime running still can differ from product
Raw capacitance voltage skew.Simple dependence control algolithm carrys out balanced capacitor voltage, it is impossible to ensure system reliability of operation.
Present stage, industry has the most multimode voltage with multiple levels balancing circuitry, uses the transformator of multi output winding to put down
Weighing apparatus capacitance voltage, volume is big, and cost is high；Or using series resistance dividing potential drop, its shortcoming is that power consumption is big, and balanced capacity is weak；Or
Using resonance equalizing circuit, shortcoming is used to inductance element, and circuit is complicated, and the element of use is more, and reliability is low.And this
A little voltage balancing circuits, the voltage with multiple levels progression of adaptation is very limited, general limitation three level, four level finite progressions, more
The design of many progression multi-level circuit becomes increasingly complex, and reliability continues reduction, cost steeply rises.
Summary of the invention
The technical problem that present invention mainly solves is to provide a kind of multi-electrical level inverter electric capacity refreshing principle based on electric charge
Voltage balancing circuit and control method, it is possible on holding diode-clamped multilevel inverters DC partial voltage electric capacity, electric charge is dynamic
State balances, and then maintains the balance of its voltage.
For solving above-mentioned technical problem, the technical scheme that the present invention uses is: provides a kind of and refreshes former based on electric charge
The multi-electrical level inverter capacitor voltage balance circuit of reason, is an auxiliary circuit being added on multi-electrical level inverter, is used for protecting
Hold the balance of voltage on each DC partial voltage electric capacity in multi-electrical level inverter circuit, it is characterised in that including: equilibrium electric capacity and multiple
Controlling switch, described equilibrium electric capacity is connected respectively side by side with multiple described DC partial voltage electric capacity, and described equilibrium electric capacity is with multiple
Concatenate described control on each path of described DC partial voltage electric capacity respectively to switch, switch by controlling described control, described equilibrium
Electric capacity is in parallel with each DC partial voltage electric capacity in turn to be connected.
In a preferred embodiment of the present invention, described equilibrium electric capacity is identical with the specification of described DC partial voltage electric capacity.
In a preferred embodiment of the present invention, the described circuit of switch that controls is by use full bridge rectifier to connect four
Individual diode and a high-power isolated gate bipolar transistor being connected in parallel in the middle of described full bridge rectifier connect and compose.
In another preferred embodiment of the present invention, it is provided that the electricity of a kind of multi-electrical level inverter refreshing principle based on electric charge
Hold the control method of voltage balancing device, by switch-over control signal in turn, control the described action controlling switch, make described all
Weighing apparatus electric capacity is in parallel with described DC partial voltage electric capacity in turn within the sampling period to be connected.
Beneficial effects of the present invention: 1) simple in construction, it is not necessary to detecting any parameter and control, reliability is high；
2) control method is simple, and voltage balance control is separate with voltage inversion control, is independent of each other；3) basic structure is fitted with principle
For any level.The inverter of varying level the most only needs an auxiliary capacitor, as long as switching on-off control waveform ensures equilibrium
Electric capacity is the most in parallel with DC partial voltage electric capacity to be connected, it is not necessary to change control method.
Accompanying drawing explanation
Fig. 1 is the topological structure of diode clamp formula three-level inverter.
Fig. 2 is the voltage pulsation situation under reactive load of circuit direct derided capacitors shown in Fig. 1.
Fig. 3 is the variation situation under active load of circuit direct derided capacitors shown in Fig. 1.
Fig. 4 is the diode clamp formula three-level inverter of balancer with voltage.
Fig. 5 is the circuit of the switching switch in circuit shown in Fig. 4.
Fig. 6 is the switch control si anal waveforms of circuit shown in Fig. 4.
Fig. 7 is the voltage balancing device topological circuit of four electrical level inverters.
Fig. 8 is the control waveform of circuit changing switch shown in Fig. 7.
Fig. 9 is diode clamp formula five-electrical level inverter capacitance voltage equalizing circuit topological circuit.
Figure 10 is the control waveform of circuit changing switch shown in Fig. 9.
When Figure 11 is reactive load, it is not powered on the electricity holding on the five-electrical level inverter DC partial voltage electric capacity of voltage balancing circuit
Corrugating.
When Figure 12 is active load, it is not powered on the electricity holding on the five-electrical level inverter DC partial voltage electric capacity of voltage balancing circuit
Corrugating.
Figure 13 is the electricity of the diode clamp formula five-electrical level inverter DC partial voltage electric capacity with capacitor voltage balance circuit
Corrugating.
In figure each assembly and reference be respectively as follows: 1, power supply, 2, capacitance voltage equalizing circuit, 3, three-level inverter electricity
Road, 4, four electrical level inverter circuit, 5, five-electrical level inverter circuit, 6, threephase load, 30, three-level inverters, 40, four level
Inverter bridge, 50, five level inverse conversion bridges, Cb, equilibrium electric capacity, C1, the first DC voltage electric capacity, C2, the second DC voltage electric capacity, C3、
3rd DC voltage electric capacity, C4, the 4th DC voltage electric capacity, S1, first control switch, S2, second control switch, S3, the 3rd control
System switch, S4, the 4th control switch, S5, the 5th control switch, S6, the 6th control switch, S7, the 7th control switch, S8, the 8th
Control switch, VT, insulated gate bipolar transistor.
Detailed description of the invention
Below in conjunction with the accompanying drawings presently preferred embodiments of the present invention is described in detail, so that advantages and features of the invention energy
It is easier to be readily appreciated by one skilled in the art, thus protection scope of the present invention is made apparent clear and definite defining.
The diode clamp formula three-level inverter capacitor voltage balance circuit for balancer with voltage shown in Fig. 4,
It is an auxiliary circuit being added on multi-electrical level inverter, is used for keeping each DC partial voltage electric capacity in multi-electrical level inverter circuit
On voltage equal, including power supply 1, capacitance voltage equalizing circuit 2 and three-level inverter circuit 3, described capacitance voltage equalizes
Circuit 2 and three-level inverter circuit 3 are connected in parallel with each other the two ends at described power supply 1.
Described capacitance voltage equalizing circuit 2 includes: equilibrium electric capacity Cb, first control switch S1, second control switch S2,
Three control switch S3Switch S is controlled with the 4th4；
Described three-level inverter circuit 3 includes: the first DC partial voltage electric capacity C1, the second DC partial voltage electric capacity C2, three level
Inverter bridge 30 and threephase load 6；
Described equilibrium electric capacity CbWith the first DC partial voltage electric capacity C1With the second DC partial voltage electric capacity C2Connect the most side by side, and
On each path, concatenation controls switch respectively；Particularly as follows: described first controls switch S1It is series at described equilibrium electric capacity CbPositive pole and
Described first DC partial voltage electric capacity C1Positive pole between path in；Described second controls switch S2It is series at described equilibrium electric capacity
CbPositive pole and described second DC partial voltage electric capacity C2Positive pole between path in；Described 3rd controls switch S3It is series at institute
State equilibrium electric capacity CbNegative pole and described first DC partial voltage electric capacity C1Negative pole between path in；Described 4th controls switch
S4It is series at described equilibrium electric capacity CbNegative pole and described second DC partial voltage electric capacity C2Negative pole between path in.
The specific works process of described three-level inverter capacitor voltage balance circuit is as follows: described first controls switch S1
Switch S is controlled with the 3rd3Sharing one group and control model, described second controls switch S2Switch S is controlled with the 4th4Share one group of control
Signal processed, and these two groups of control signals are complementary, its control signal cycle is as shown in Figure 6.In a cycle T, first 1/2T,
Disconnect S2、S4, connect S1、S3, the most described equilibrium electric capacity CbWith described first DC partial voltage electric capacity C1Parallel connection, described equilibrium electric capacity
CbTo the first DC partial voltage electric capacity C1Carry out electric charge refreshing, and then balanced voltage.Particularly as follows: as equilibrium electric capacity CbIn voltage big
In the first DC partial voltage electric capacity C1Voltage time, by equilibrium electric capacity CbTo the first DC partial voltage electric capacity C1Inject electric charge；When equilibrium electricity
Hold CbIn voltage less than the first DC partial voltage electric capacity C1Voltage time, by the first DC partial voltage electric capacity C1To equilibrium electric capacity CbNote
Enter electric charge.Second 1/2T, disconnects S1、S3, connect S2、S4, the most described equilibrium electric capacity CbWith described second DC partial voltage electric capacity
C2Parallel connection, described equilibrium electric capacity CbTo the second DC partial voltage electric capacity C2Carry out electric charge refreshing.Particularly as follows: as equilibrium electric capacity CbIn
Voltage is more than the second DC partial voltage electric capacity C2Voltage time, by equilibrium electric capacity CbTo the second DC partial voltage electric capacity C2Inject electric charge, when
Equilibrium electric capacity CbIn voltage less than the second DC partial voltage electric capacity C2Voltage time, by the second DC partial voltage electric capacity C2To equilibrium electricity
Hold CbInject electric charge.In this way, by CbServe as the role of electric charge porter, by unnecessary on high-voltage direct-current derided capacitors
Electric charge be transported on low-voltage direct-current derided capacitors, keep the dynamic equilibrium of electric charge on DC partial voltage electric capacity, thus maintain electricity
The equilibrium of pressure.When the sampling period is sufficiently small, the fluctuation of capacitance voltage will be the least.
As it is shown in figure 5, be the described circuit diagram controlling switch, in figure, gate pole G is used for connecing switch controlling signal, described control
On-off circuit uses full bridge rectifier to connect, and an insulated gate bipolar transistor in parallel in the middle of described full bridge rectifier
VT, can guarantee that electric current can be with two-way flow when insulated gate bipolar transistor VT turns on.
In another preferred embodiment of the present invention, as it is shown in fig. 7, be four electrical level inverters of balancer with voltage
Voltage balancing device topological circuit, including: power supply 1, capacitance voltage equalizing circuit 2, four electrical level inverter circuit 4, described electric capacity
Voltage balance circuit 2, four electrical level inverter circuit 4 is connected in parallel with each other at the two ends of described power supply 1.
Described capacitance voltage equalizing circuit 2 includes: equilibrium electric capacity Cb, first control switch S1, second control switch S2,
Three control switch S3, the 4th control switch S4, the 5th control switch S5Switch S is controlled with the 6th6；
Described four electrical level inverter circuit 4 include: the first DC partial voltage electric capacity C1, the second DC partial voltage electric capacity C2, the 3rd straight
Flow point voltage capacitance C3, four level inverse conversion bridges 40 and threephase load 6；
Described equilibrium electric capacity CbWith the first DC partial voltage electric capacity C1, the second DC partial voltage electric capacity C2With the 3rd DC partial voltage electricity
Hold C3Connect the most side by side, and on each path, concatenation controls switch respectively；Particularly as follows: described first controls switch S1It is series at institute
State equilibrium electric capacity CbPositive pole and described first DC voltage electric capacity C1Positive pole between path in；Described second controls switch
S2It is series at described equilibrium electric capacity CbNegative pole and described first DC voltage electric capacity C1Negative pole between path in；Described
Three control switch S3It is series at described equilibrium electric capacity CbPositive pole and described second DC voltage electric capacity C2Positive pole between path
In；Described 4th controls switch S4It is series at described equilibrium electric capacity CbNegative pole and described second DC voltage electric capacity C2Negative pole
Between path in, described 5th control switch S5It is series at described equilibrium electric capacity CbPositive pole and described 3rd unidirectional current piezoelectricity
Hold C3Positive pole between path in；Described 6th controls switch S6It is series at described equilibrium electric capacity CbNegative pole and the described 3rd
DC voltage electric capacity C3Negative pole between path in.
The specific works process of described four electrical level inverter capacitor voltage balance circuit is as follows: first controls switch S1With
Two control switch S2, the 3rd controls switch S3Switch S is controlled with the 4th4, the 5th controls switch S5Switch S is controlled with the 6th6Respectively
Sharing one group of control signal, its control signal as shown in Figure 8, all takies 1/3T between these signals.Only connect S1And S2Time, institute
State equilibrium electric capacity CbWith described first DC partial voltage electric capacity C1Parallel connection, described equilibrium electric capacity CbTo the first DC partial voltage electric capacity C1Enter
Row electric charge refreshes；Only connect S3And S4Time, described equilibrium electric capacity CbWith described second DC partial voltage electric capacity C2Parallel connection, described equilibrium
Electric capacity CbTo the second DC partial voltage electric capacity C2Carry out electric charge brush；Only connect S5And S6, described equilibrium electric capacity CbWith described 3rd direct current
Derided capacitors C3Parallel connection, described equilibrium electric capacity CbTo described 3rd DC partial voltage electric capacity C3Carry out electric charge refreshing.Electric charge refreshes principle
Identical with described tri-level circuit.In this way, constantly the electric charge on DC partial voltage electric capacity higher for voltage is transported to
On the DC partial voltage electric capacity that voltage is relatively low, keep the dynamic equilibrium of electric charge, thus equalize the voltage on each DC partial voltage electric capacity.
In another preferred embodiment of the present invention, as it is shown in figure 9, be the five-electrical level inverter of balancer with voltage
Voltage balancing device topological circuit, including: power supply 1, capacitance voltage equalizing circuit 2, five-electrical level inverter circuit 5, described electric capacity
Voltage balance circuit 2, five-electrical level inverter circuit 5 are connected in parallel with each other the two ends at described power supply 1.
Described capacitance voltage equalizing circuit 2 includes: equilibrium electric capacity Cb, first control switch S1, second control switch S2,
Three control switch S3, the 4th control switch S4, the 5th control switch S5, the 6th control switch S6, the 7th control switch S7With the 8th
Control switch S8；
Described five-electrical level inverter circuit 5 includes: the first DC partial voltage electric capacity C1, the second DC partial voltage electric capacity C2, the 3rd straight
Flow point voltage capacitance C3, the 4th DC partial voltage electric capacity C4, five level inverse conversion bridges 50 and threephase load 6；
Described equilibrium electric capacity CbWith the first DC partial voltage electric capacity C1, the second DC partial voltage electric capacity C2, the 3rd DC partial voltage electric capacity
C3With the 3rd DC partial voltage electric capacity C4Connect the most side by side, and on each path, concatenation controls switch respectively；Particularly as follows: described first
Control switch S1It is series at described equilibrium electric capacity CbPositive pole and described first DC partial voltage electric capacity C1Positive pole between path
In；Described second controls switch S2It is series at described equilibrium electric capacity CbNegative pole and described first DC partial voltage electric capacity C1Negative pole
Between path in；Described 3rd controls switch S3It is series at described equilibrium electric capacity CbPositive pole and described second DC partial voltage electricity
Hold C2Positive pole between path in；Described 4th controls switch S4It is series at described equilibrium electric capacity CbNegative pole and described second
DC partial voltage electric capacity C2Negative pole between path in；Described 5th controls switch S5It is series at described equilibrium electric capacity CbPositive pole
With described 3rd DC partial voltage electric capacity C3Positive pole between path in；Described 6th controls switch S6It is series at described equilibrium electricity
Hold CbNegative pole and described 3rd DC partial voltage electric capacity C3Negative pole between path in；Described 7th controls switch S7It is series at
Described equilibrium electric capacity CbPositive pole and described 4th DC partial voltage electric capacity C4Positive pole between path in；Described 8th controls to open
Close S8It is series at described equilibrium electric capacity CbNegative pole and described 4th DC partial voltage electric capacity C4Negative pole between path in.
The specific works process of described five-electrical level inverter capacitor voltage balance circuit is as follows: first controls switch S1With
Two control switch S2, the 3rd controls switch S3Switch S is controlled with the 4th4, the 5th controls switch S5Switch S is controlled with the 6th6, the 7th
Control switch S7Switch S is controlled with the 8th8Share one group of control signal respectively, its control signal as shown in Figure 10, these signals it
Between all take 1/4T.Only connect S1And S2Time, described equilibrium electric capacity CbWith described first DC partial voltage electric capacity C1Parallel connection, described all
Weighing apparatus electric capacity CbTo the first DC partial voltage electric capacity C1Carry out electric charge refreshing；Only connect S3And S4Time, described equilibrium electric capacity CbWith described
Two DC partial voltage electric capacity C2Parallel connection, described equilibrium electric capacity CbTo the second DC partial voltage electric capacity C2Carry out electric charge refreshing；Only connect S5With
S6, described equilibrium electric capacity CbWith described 3rd DC partial voltage electric capacity C3Parallel connection, described equilibrium electric capacity CbTo described 3rd DC partial voltage
Electric capacity C3Carry out electric charge refreshing；Only connect S7And S8, described equilibrium electric capacity CbWith described 4th DC partial voltage electric capacity C4Parallel connection, described
Equilibrium electric capacity CbTo described 4th DC partial voltage electric capacity C4Carry out electric charge refreshing.Electric charge refreshes principle and described tri-level circuit phase
With.In this way, constantly the electric charge on DC partial voltage electric capacity higher for voltage is transported to the DC partial voltage that voltage is relatively low
On electric capacity, keep the dynamic equilibrium of electric charge, thus equalize the voltage on each DC partial voltage electric capacity.
As shown in figure 11, during for reactive load, it is not powered on holding the five-electrical level inverter DC partial voltage electricity of voltage balancing circuit
Voltage waveform in appearance；As shown in figure 12, during for active load, it is not powered on holding the five-electrical level inverter direct current of voltage balancing circuit
Voltage waveform on derided capacitors.As seen from the figure, when being not powered on holding voltage balance circuit, the voltage on each DC partial voltage electric capacity
It is all upper and lower fluctuation tendency with irregular form, it is impossible to maintain the balance of each voltage, as shown in figure 13, for capacitance voltage
The voltage waveform of the diode clamp formula five-electrical level inverter DC partial voltage electric capacity of balancing circuitry, as seen from the figure, each voltage is in flat
Slow wave, after therefore adding capacitor voltage balance circuit, it is possible to effectively keep each DC partial voltage on inverter circuit
Electric voltage equalization on electric capacity.
By above-mentioned control method switch-over control signal in turn, control the described action controlling switch, make equilibrium electric capacity exist
Connection in parallel with described DC partial voltage electric capacity in turn in sampling period, thus realize electric voltage equalization.In summary, DC partial voltage electricity
Holding and increase by one, and control switch and need to increase by 2, the total quantity therefore switched is equal to 2 times of DC partial voltage electric capacity quantity, other
The situation of level number can be by that analogy.
Capacitance voltage portfolio effect proposed by the invention is closely related with the duty of switching switch.A sampling
In cycle, switching switch at least should ensure that equilibrium electric capacity is in parallel once with all DC partial voltage electric capacity.The number of times of rotation is the most, directly
The voltage pulsation of flow point voltage capacitance is the least, and portfolio effect is the best.
The foregoing is only embodiments of the invention, not thereby limit the scope of the claims of the present invention, every utilize this
Equivalent structure or equivalence flow process that bright description and accompanying drawing content are made convert, or are directly or indirectly used in other relevant skills
Art field, is the most in like manner included in the scope of patent protection of the present invention.
Claims (3)
1. refresh a multi-electrical level inverter capacitor voltage balance circuit for principle based on electric charge, being one, to be added on many level inverse
Become the auxiliary circuit on device, for the balance of voltage kept in multi-electrical level inverter circuit on each DC partial voltage electric capacity, its feature
It is, including: power supply, capacitance voltage equalizing circuit and three-level inverter circuit, described capacitance voltage equalizing circuit and three electricity
Flat inverter circuit is connected in parallel with each other the two ends at described power supply；
Described capacitance voltage equalizing circuit includes: equalize electric capacity, the first control switch, the second control switchs, the 3rd control switchs
Switch is controlled with the 4th；
Described three-level inverter circuit includes: the first DC partial voltage electric capacity, the second DC partial voltage electric capacity, three-level inverters and
Threephase load；
Described equilibrium electric capacity and the first DC partial voltage electric capacity and the second DC partial voltage electric capacity are connected in parallel respectively, and divide on each path
Chuan Jie not control switch, switch by controlling described control, described equilibrium electric capacity is in parallel with each DC partial voltage electric capacity in turn to be connected；
Particularly as follows: described first control switch series be coupled to the positive pole of described equilibrium electric capacity and described first DC partial voltage electric capacity positive pole it
Between path in；Described second controls switch series is just being coupled to the positive pole of described equilibrium electric capacity and described second DC partial voltage electric capacity
In path between pole；Described 3rd controls switch series is coupled to the negative pole of described equilibrium electric capacity and described first DC partial voltage electric capacity
Negative pole between path in；Described 4th controls switch series is coupled to the negative pole of described equilibrium electric capacity and described second DC partial voltage
In path between the negative pole of electric capacity；
Described first controls switch shares one group of control signal with the 3rd control switch, and described second controls switch and the 4th controls
Switch shares one group of control signal, and these two groups of control signals are complementary.
2., according to the multi-electrical level inverter capacitor voltage balance circuit refreshing principle based on electric charge described in claim 1, it is special
Levy and be: described equilibrium electric capacity is identical with the specification of described first, second DC partial voltage electric capacity.
3., according to the multi-electrical level inverter capacitor voltage balance circuit refreshing principle based on electric charge described in claim 1, it is special
Levy and be: described control switch circuit by four diodes using full bridge rectifier to connect and one be connected in parallel on described entirely
High-power isolated gate bipolar transistor in the middle of bridge rectification circuit connects and composes.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310685543.7A CN103684018B (en) | 2013-12-16 | 2013-12-16 | The multi-electrical level inverter capacitor voltage balance circuit of principle is refreshed based on electric charge |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310685543.7A CN103684018B (en) | 2013-12-16 | 2013-12-16 | The multi-electrical level inverter capacitor voltage balance circuit of principle is refreshed based on electric charge |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103684018A CN103684018A (en) | 2014-03-26 |
| CN103684018B true CN103684018B (en) | 2016-08-17 |
Family
ID=50320575
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310685543.7A Expired - Fee Related CN103684018B (en) | 2013-12-16 | 2013-12-16 | The multi-electrical level inverter capacitor voltage balance circuit of principle is refreshed based on electric charge |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103684018B (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106374771A (en) * | 2015-07-22 | 2017-02-01 | 利思电气（上海）有限公司 | Active inversion circuit for pole-mounted power active filtering apparatus |
| CN106374730A (en) * | 2015-07-23 | 2017-02-01 | 利思电气（上海）有限公司 | Chain link voltage balancing device for three-phase chain high-voltage active power filter |
| CN106059353B (en) * | 2016-07-20 | 2018-07-27 | 合肥工业大学 | Flying capacitor voltage control method for three-phase five-level active neutral point clamped inverter |
| CN110277916A (en) * | 2018-03-13 | 2019-09-24 | 比亚迪股份有限公司 | The urban transportation and its bidirectional DC-DC converter and control method |
| CN112737070B (en) * | 2021-01-21 | 2022-06-17 | 华中科技大学 | Integrated drive charging circuit and control system based on clamped three-level converter |
| CN113364306A (en) * | 2021-06-18 | 2021-09-07 | 西南交通大学 | Two-phase-single-phase intersection direct-alternating cascade converter system |
| CN114640257B (en) * | 2022-05-13 | 2022-09-23 | 杭州禾迈电力电子股份有限公司 | Direct current conversion circuit, inverter and inverter midpoint balancing method |
| CN115912957A (en) * | 2023-03-09 | 2023-04-04 | 深圳市拓普泰克技术股份有限公司 | Operating method and device of micro inverter, micro inverter and storage medium |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102780227A (en) * | 2012-08-08 | 2012-11-14 | 西安交通大学 | Chained static compensator (STATCOM) direct-current-side voltage controlling method and controlling circuit based on voltage-sharing capacitor |
| ES2423358B2 (en) * | 2011-12-15 | 2014-02-11 | Universidad De Sevilla | METHOD OF VOLTAGE BALANCE CONTROL OF CONTINUOUS BUS CONDENSERS IN A FIVE LEVEL POWER CONVERTER |
-
2013
- 2013-12-16 CN CN201310685543.7A patent/CN103684018B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ES2423358B2 (en) * | 2011-12-15 | 2014-02-11 | Universidad De Sevilla | METHOD OF VOLTAGE BALANCE CONTROL OF CONTINUOUS BUS CONDENSERS IN A FIVE LEVEL POWER CONVERTER |
| CN102780227A (en) * | 2012-08-08 | 2012-11-14 | 西安交通大学 | Chained static compensator (STATCOM) direct-current-side voltage controlling method and controlling circuit based on voltage-sharing capacitor |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103684018A (en) | 2014-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103684018B (en) | The multi-electrical level inverter capacitor voltage balance circuit of principle is refreshed based on electric charge | |
| US10044294B2 (en) | Apparatus and method for controlling asymmetric modular multilevel converter | |
| CN104967300B (en) | A kind of pre-charge circuit and photovoltaic DC-to-AC converter | |
| CN104764943B (en) | A kind of Modular multilevel converter single-phase inversion hookup and its test method | |
| CN102835016B (en) | Power-converting device | |
| CN102832801B (en) | System and method for grouping and pre-charging modular multilevel converter capacitor | |
| CN103401452A (en) | VSVPWM (Virtual Space Vector Pulse Width Modulation)-based three-level inverter neutral point potential compensation balance control strategy | |
| CN106329592B (en) | A kind of method and device of balancing energy | |
| CN104201910A (en) | Sub-module capacitance voltage balance control method for three-phase modular multilevel converter applicable to VSC-HVDC (voltage source converter-high voltage direct current) | |
| CN104811069B (en) | A kind of forecast Control Algorithm of modular multilevel inverter | |
| CN108174622A (en) | Modular multilevel converter harmonic injection system and method | |
| CN103441512A (en) | Modular Multilevel Converter Based Reactive Power Compensation (MMC-STATCOM) Method | |
| US11791710B2 (en) | Switching sequence controlled current steering for stacked half bridge converters | |
| CN203747684U (en) | Capacitor voltage balanced circuit of multi-level inverter | |
| US9991820B2 (en) | Multi-level converter and method of operating same | |
| CN108072826A (en) | For the synthesis test circuit and its test method of the submodule performance in measured power compensator | |
| CN109742961A (en) | A heat balance control method for a modular multilevel converter | |
| JP6253548B2 (en) | Power converter | |
| CN103986308B (en) | A kind of dynamic voltage-balancing of Multilevel Inverters DC capacitor | |
| CN105490574A (en) | Suppression method for neutral point voltage imbalance of five-level inverter | |
| CN104753370A (en) | Space vector modulation method with reverse vector and voltage sharing function and used for single-phase three-level cascade rectifier | |
| US11201561B1 (en) | Symmetric hybrid converters | |
| CN104269838B (en) | A kind of valve stage control method of flexible direct current power transmission system | |
| AU2016342806B2 (en) | Power conversion device and control method thereof | |
| Farivar et al. | A generalized capacitors voltage estimation scheme for multilevel converters |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160817 Termination date: 20191216 |