[go: up one dir, main page]

CN103633030A - Method for improving in-plane uniformity of reliability of SONOS flash device - Google Patents

Method for improving in-plane uniformity of reliability of SONOS flash device Download PDF

Info

Publication number
CN103633030A
CN103633030A CN201210300840.0A CN201210300840A CN103633030A CN 103633030 A CN103633030 A CN 103633030A CN 201210300840 A CN201210300840 A CN 201210300840A CN 103633030 A CN103633030 A CN 103633030A
Authority
CN
China
Prior art keywords
layer
silicon nitride
barrier layer
silicon oxynitride
oxynitride barrier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201210300840.0A
Other languages
Chinese (zh)
Inventor
刘继全
孙勤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Grace Semiconductor Manufacturing Corp filed Critical Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority to CN201210300840.0A priority Critical patent/CN103633030A/en
Publication of CN103633030A publication Critical patent/CN103633030A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/0214Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Formation Of Insulating Films (AREA)
  • Non-Volatile Memory (AREA)

Abstract

The invention discloses a method for improving the in-plane uniformity of the reliability of a SONOS flash device. The method comprises the following steps: 1) preparing a tunneling oxide layer on a silicon substrate; 2) preparing a silicon nitride layer on the tunneling oxide layer; 3) performing ISSG oxidation on the silicon nitride layer through the RadOx oxidation process to form a silicon oxynitride barrier layer; 4) preparing a silicon nitride trap layer on the silicon oxynitride barrier layer; 5) and performing partial oxidation on the silicon nitride trap layer through the RadOx oxidation process to form a top-layer high-oxygen-containing silicon oxynitride barrier layer. According to the invention, the in-plane uniformity of the reliability of the final SONOS flash device product can be greatly improved; and at the same time, advantages of intuition and convenience can be realized for the control of daily processes.

Description

Improve the method for the internal homogeneity of SONOS flush memory device reliability
Technical field
The present invention relates to a kind of method of the SONOS of improvement flush memory device reliability, particularly relate to a kind of method of internal homogeneity of the SONOS of improvement flush memory device reliability.
Background technology
SONOS flush memory device, becomes one of at present main flash type because possess good scaled down characteristic and radiation-resisting performance.The integrity problem that SONOS flush memory device faces mainly contains two: the erasable endurance of the one, Endurance(electricity) characteristic, weigh exactly SONOS flush memory device after program/erase repeatedly, the degeneration that device property aspect is possible; The 2nd, Data Retention(data confining force) characteristic is exactly the data hold capacity of SONOS flush memory device.By the application of continuous improvement and many new technologies, the reliability of SONOS flush memory device has had very large raising, wherein, in SONOS flush memory device, there is very large effect on silicon oxynitride barrier layer for the impact of reliability, and it is directly determining the height of SONOS flush memory device reliability performance.
Yet silicon oxynitride barrier layer generally all utilizes N in traditional handicraft 2o (nitrous oxide) gas doping forms, but due to N 2o gas decomposes completely needs higher temperature, simultaneously also not controlled, therefore causes the silicon oxynitride barrier layer oxygen content distribution in ONO film very inhomogeneous, thereby the homogeneity in final reliability performance face is greatly affected.Meanwhile, in ONO film, the HTO high temperature oxide layer of top layer is also to utilize N 2o, as reaction source, therefore, is subject to N equally 2thereby O decomposes inhomogeneous impact causes the homogeneity of oxide layer also poor, and the dividing potential drop while finally making write, store and read and write on ONO layer is also affected, and then has influence on the reliability performance of SONOS flush memory device.
Summary of the invention
The technical problem to be solved in the present invention is to provide a kind of method of internal homogeneity of the SONOS of improvement flush memory device reliability.
For solving the problems of the technologies described above, the method for the internal homogeneity of the SONOS of improvement flush memory device reliability of the present invention is mainly to realize by improving the preparation technology of ONO film, comprises step:
1), on silicon substrate, prepare tunnel oxide;
2), on tunnel oxide, prepare silicon nitride layer;
3) utilize RadOx oxidation technology (radiation oxygen atom oxidation technology), silicon nitride layer is carried out to ISSG oxidation (oxygen-doped) [insitu moisture generates for ISSG, in-situ steam generation], form silicon oxynitride barrier layer;
4) on silicon oxynitride barrier layer, prepare silicon nitride trap layer;
5) utilize RadOx oxidation technology, silicon nitride trap layer is carried out to partial oxidation, form top layer high containing oxygen silicon oxynitride barrier layer.
In described step 1), the technique of preparing tunnel oxide is RadOx oxidation technology, and wherein, technological parameter is H 2: 1slm~30slm, O 2: 1slm~100slm, reaction temperature is 900~1200 ℃, pressure is 0~25torr; The thickness of described tunnel oxide is 10 dust~40 dusts.
Described step 2) in, the method for preparing silicon nitride layer is chemical gas-phase deposition method, and the thickness of silicon nitride layer is 20 dust~60 dusts; Wherein, the technological parameter of the method is as follows:
Flow is NH 3: 30sccm~100sccm, DCS(SiH 2cl 2): 50sccm~120sccm, reaction temperature is 700~760 ℃, pressure is 150~300mtorr.
Described step 3), 5), in, the technological parameter in RadOx oxidation technology is H 2: 1slm~30slm, O 2: 1slm~100slm, reaction temperature is 900~1200 ℃, pressure is 0~25torr.
In described step 3), silicon oxynitride barrier layer thickness is 30 dust~60 dusts; Wherein, the SIMS(ion microprobe in this silicon oxynitride barrier layer) oxygen content is 1%~30%.
In described step 4), the method for preparing silicon nitride trap layer is chemical gas-phase deposition method, and the thickness of silicon nitride trap layer is 30 dust~120 dusts; Wherein, the technological parameter of this chemical gas-phase deposition method is as follows:
Flow is NH 3: 30sccm~100sccm, SiH 2cl 2: 50sccm~120sccm, reaction temperature is 700~760 ℃, pressure is 150~300mtorr;
In described step 5), the high thickness containing oxygen silicon oxynitride barrier layer of top layer is 40 dust~70 dusts; Wherein, the high SIMS oxygen content containing oxygen silicon oxynitride barrier layer of this top layer is 70%~95%.
The present invention is mainly when film forming ONO silicon oxynitride barrier layer, utilizes RadOx technique oxidized silicon nitride method film forming, thereby obtains the good silicon oxynitride of oxygen content homogeneity barrier layer.In the present invention, compared with the important point, be to utilize the feature of the strong oxidation of oxygen atom in RadOx technique, by adjusting the ratio of hydrogen and oxygen, thereby reach the object of the oxygen-doped amount of controlling silicon nitride.Certainly, utilize the characteristic of RadOx oxygen atom oxidation simultaneously, also can prepare top layer nitrogen oxide layer, the strong oxidizing property of oxygen atom can be so that the nitrogen oxide layer of top layer reaches the characteristic of approximate oxide layer.Because RadOx technique is comparatively stable and have good internal homogeneity, therefore, finally obtain stable, the good SONOS flush memory device of homogeneity reliability performance.
Therefore, the present invention adjusts by technique, can be so that the internal homogeneity of final SONOS flush memory device product reliability is improved significantly; Meanwhile, also more directly perceived, more convenient for the control of daily technique.
Accompanying drawing explanation
Below in conjunction with accompanying drawing and embodiment, the present invention is further detailed explanation:
Fig. 1 is the schematic diagram forming after tunnel oxide;
Fig. 2 is the schematic diagram forming after silicon nitride layer;
Fig. 3 forms the schematic diagram behind silicon oxynitride barrier layer by silicon nitride barrier ISSG oxidation (oxygen-doped);
Fig. 4 is the schematic diagram forming after silicon nitride trap layer;
Fig. 5 forms the high schematic diagram containing behind oxygen silicon oxynitride barrier layer of top layer by silicon nitride trap layer partial oxidation;
Fig. 6 is the energy level schematic diagram of SONOS flush memory device.
In figure, description of reference numerals is as follows:
1 is silicon substrate, and 2 is tunnel oxide, and 3 is silicon nitride layer, and 4 is silicon oxynitride barrier layer (ISSG silicon oxynitride barrier layer), and 5 is silicon nitride trap layer, and 6 is the high oxygen silicon oxynitride barrier layer that contains of top layer, and 7 is polysilicon, and T-T tunnelling refers to that trap is to the tunnelling of trap.
Embodiment
The method of improving the internal homogeneity of SONOS flush memory device reliability of the present invention, comprises step:
1) on silicon substrate 1, by RadOx oxidation technology, prepare thickness and be the tunnel oxide 2(of 10 dust~40 dusts as shown in Figure 1);
Wherein, the technological parameter of RadOx oxidation technology is H 2: 1slm~30slm, O 2: 1slm~100slm, reaction temperature is 900~1200 ℃, pressure is 0~25torr.
2) on tunnel oxide 2, utilize chemical gas-phase deposition method, prepare thickness and be the silicon nitride layer 3(of 20 dust~60 dusts as shown in Figure 2);
Wherein, the technological parameter of chemical gas-phase deposition method is as follows:
Flow is NH 3: 30sccm~100sccm, SiH 2cl 2: 50sccm~120sccm, reaction temperature is 700~760 ℃, pressure is 150~300mtorr.
3) utilize RadOx oxidation technology, silicon nitride layer 3 is carried out to ISSG oxidation, form thickness and be the silicon oxynitride barrier layer 4(of 30 dust~60 dusts as shown in Figure 3);
Wherein, the technological parameter in RadOx oxidation technology is H 2: 1slm~30slm, O 2: 1slm~100slm, reaction temperature is 900~1200 ℃, pressure is 0~25torr.
4) on silicon oxynitride barrier layer 4, utilize chemical gas-phase deposition method, prepare thickness and be the silicon nitride trap layer 5(of 30 dust~120 dusts as shown in Figure 4);
Wherein, the technological parameter of this chemical gas-phase deposition method is as follows:
Flow is NH 3: 30sccm~100sccm, SiH 2cl 2: 50sccm~120sccm, reaction temperature is 700~760 ℃, pressure is 150~300mtorr.
5) utilize RadOx oxidation technology, silicon nitride trap layer 5 is carried out to partial oxidation, formation thickness is that the top layer of 40 dust~70 dusts is high containing oxygen silicon oxynitride barrier layer 6(as shown in Figure 5).
Wherein, the technological parameter in RadOx oxidation technology is H 2: 1slm~30slm, O 2: 1slm~100slm, reaction temperature is 900~1200 ℃, pressure is 0~25torr.
After completing whole ONO film preparation, on it, continue again to do polysilicon and draw layer etc., follow-up method and traditional SONOS flash memory and logic process are basic identical.
According to above-mentioned steps, by preparing tunnel oxide, then prepare silicon oxynitride barrier layer, prepare silicon nitride trap layer and top layer silicon oxynitride barrier layer, subsequently according to conventional SONOS flush memory device preparation technology, the energy level of the SONOS flush memory device finally obtaining as shown in Figure 6, has the internal homogeneity energy of good reliability.
In the present invention, because two-layer silicon oxynitride layer role is not quite similar, as shown in the SONOS flush memory device energy band diagram of Fig. 6, therefore, its needed oxygen-doped amount is also different.Bottom silicon oxynitride barrier layer 4 oxygen-doped amounts are lower, SIMS(ion microprobe) oxygen content is 1%~30%, and the oxygen-doped amount in top layer silicon oxynitride barrier layer (height is containing oxygen silicon oxynitride barrier layer 6) need to be higher, SIMS oxygen content is 70%~95%.
The present invention, by the adjustment of above-mentioned technique, can make the internal homogeneity of final SONOS flush memory device reliability be improved significantly.

Claims (7)

1. a method of improving the internal homogeneity of SONOS flush memory device reliability, is characterized in that, comprises step:
1), on silicon substrate, prepare tunnel oxide;
2), on tunnel oxide, prepare silicon nitride layer;
3) utilize RadOx oxidation technology, silicon nitride layer is carried out to ISSG oxidation, form silicon oxynitride barrier layer;
4) on silicon oxynitride barrier layer, prepare silicon nitride trap layer;
5) utilize RadOx oxidation technology, silicon nitride trap layer is carried out to partial oxidation, form top layer high containing oxygen silicon oxynitride barrier layer.
2. the method for claim 1, is characterized in that: in described step 1), the technique of preparing tunnel oxide is RadOx oxidation technology, and wherein, technological parameter is H 2: 1slm~30slm, O 2: 1slm~100slm, reaction temperature is 900~1200 ℃, pressure is 0~25torr;
The thickness of described tunnel oxide is 10 dust~40 dusts.
3. the method for claim 1, is characterized in that: described step 2), the method for preparing silicon nitride layer is chemical gas-phase deposition method, and the thickness of silicon nitride layer is 20 dust~60 dusts
Wherein, the technological parameter of this chemical gas-phase deposition method is as follows:
Flow is NH 3: 30sccm~100sccm, SiH 2cl 2: 50sccm~120sccm, reaction temperature is 700~760 ℃, pressure is 150~300mtorr.
4. the method for claim 1, is characterized in that: described step 3), 5), the technological parameter in RadOx oxidation technology is H 2: 1slm~30slm, O 2: 1slm~100slm, reaction temperature is 900~1200 ℃, pressure is 0~25torr.
5. the method for claim 1, is characterized in that: in described step 3), silicon oxynitride barrier layer thickness is 30 dust~60 dusts; Wherein, the oxygen content of the ion microprobe in this silicon oxynitride barrier layer is 1%~30%.
6. the method for claim 1, is characterized in that: in described step 4), the method for preparing silicon nitride trap layer is chemical gas-phase deposition method, and the thickness of silicon nitride trap layer is 30 dust~120 dusts;
Wherein, the technological parameter of this chemical gas-phase deposition method is as follows:
Flow is NH 3: 30sccm~100sccm, SiH 2cl 2: 50sccm~120sccm, reaction temperature is 700~760 ℃, pressure is 150~300mtorr.
7. the method for claim 1, is characterized in that: in described step 5), the high thickness containing oxygen silicon oxynitride barrier layer of top layer is 40 dust~70 dusts;
Wherein, the oxygen content of the high ion microprobe containing oxygen silicon oxynitride barrier layer of this top layer is 70%~95%.
CN201210300840.0A 2012-08-22 2012-08-22 Method for improving in-plane uniformity of reliability of SONOS flash device Pending CN103633030A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210300840.0A CN103633030A (en) 2012-08-22 2012-08-22 Method for improving in-plane uniformity of reliability of SONOS flash device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210300840.0A CN103633030A (en) 2012-08-22 2012-08-22 Method for improving in-plane uniformity of reliability of SONOS flash device

Publications (1)

Publication Number Publication Date
CN103633030A true CN103633030A (en) 2014-03-12

Family

ID=50213904

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210300840.0A Pending CN103633030A (en) 2012-08-22 2012-08-22 Method for improving in-plane uniformity of reliability of SONOS flash device

Country Status (1)

Country Link
CN (1) CN103633030A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107731834A (en) * 2017-08-30 2018-02-23 长江存储科技有限责任公司 A kind of core space layer insulation oxide layer CMP method for 3D NAND
CN109698117A (en) * 2018-12-27 2019-04-30 上海华力微电子有限公司 The process of ONO film

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1417846A (en) * 2001-11-07 2003-05-14 旺宏电子股份有限公司 Manufacturing method of tunnel oxide layer
US20100210060A1 (en) * 2009-02-13 2010-08-19 Peter Borden Double anneal process for an improved rapid thermal oxide passivated solar cell
US20100248435A1 (en) * 2009-03-31 2010-09-30 Applied Materials, Inc. Method of selective nitridation
CN102034538A (en) * 2009-09-28 2011-04-27 旺宏电子股份有限公司 Charge trapping memory and manufacturing method thereof
US20110248332A1 (en) * 2007-05-25 2011-10-13 Sagy Levy Oxide-Nitride-Oxide Stack Having Multiple Oxynitride Layers
US20120034761A1 (en) * 2010-08-04 2012-02-09 Applied Materials, Inc. Method of removing contaminants and native oxides from a substrate surface
CN102376555A (en) * 2010-08-26 2012-03-14 上海华虹Nec电子有限公司 Method for improving reliability of SONOS (Silicon Oxide Nitride Oxide Semiconductor) by oxidizing ON film as tunneling dielectric medium
CN102610655A (en) * 2012-03-22 2012-07-25 上海华力微电子有限公司 Device with improved BE-SONOS structure and method for forming the same

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1417846A (en) * 2001-11-07 2003-05-14 旺宏电子股份有限公司 Manufacturing method of tunnel oxide layer
US20110248332A1 (en) * 2007-05-25 2011-10-13 Sagy Levy Oxide-Nitride-Oxide Stack Having Multiple Oxynitride Layers
US20100210060A1 (en) * 2009-02-13 2010-08-19 Peter Borden Double anneal process for an improved rapid thermal oxide passivated solar cell
US20100248435A1 (en) * 2009-03-31 2010-09-30 Applied Materials, Inc. Method of selective nitridation
CN102034538A (en) * 2009-09-28 2011-04-27 旺宏电子股份有限公司 Charge trapping memory and manufacturing method thereof
US20120034761A1 (en) * 2010-08-04 2012-02-09 Applied Materials, Inc. Method of removing contaminants and native oxides from a substrate surface
CN102376555A (en) * 2010-08-26 2012-03-14 上海华虹Nec电子有限公司 Method for improving reliability of SONOS (Silicon Oxide Nitride Oxide Semiconductor) by oxidizing ON film as tunneling dielectric medium
CN102610655A (en) * 2012-03-22 2012-07-25 上海华力微电子有限公司 Device with improved BE-SONOS structure and method for forming the same

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107731834A (en) * 2017-08-30 2018-02-23 长江存储科技有限责任公司 A kind of core space layer insulation oxide layer CMP method for 3D NAND
CN107731834B (en) * 2017-08-30 2019-01-01 长江存储科技有限责任公司 A kind of core space layer insulation oxide layer CMP method for 3D NAND
CN109698117A (en) * 2018-12-27 2019-04-30 上海华力微电子有限公司 The process of ONO film

Similar Documents

Publication Publication Date Title
US9349824B2 (en) Oxide-nitride-oxide stack having multiple oxynitride layers
US8169835B2 (en) Charge trapping memory cell having bandgap engineered tunneling structure with oxynitride isolation layer
US8013380B2 (en) Non-volatile semiconductor memory device and method of manufacturing the same
CN100552899C (en) Method of manufacturing memory device
US20100193859A1 (en) Blocking dielectric engineered charge trapping memory cell with high speed erase
US20150263123A1 (en) Common source oxide formation by in-situ steam oxidation for embedded flash
Wu et al. SONOS device with tapered bandgap nitride layer
JP2020150227A (en) Semiconductor devices and their manufacturing methods
CN106206451A (en) Gate-division type flash memory device making method
EP3709370A1 (en) Oxide-nitride-oxide stack having multiple oxynitride layers
TW200908342A (en) Nonvolatile semiconductor memory device
CN103633030A (en) Method for improving in-plane uniformity of reliability of SONOS flash device
CN102569051A (en) Method for depositing tunneling oxide layer of silicon-silicon oxide-silicon nitride-silicon oxide-silicon (SONOS) memory
US20140209995A1 (en) Non-Volatile Memory Cells Having Carbon Impurities and Related Manufacturing Methods
JP2002261175A (en) Nonvolatile semiconductor memory and its manufacturing method
CN103346128B (en) The manufacture method of ONO structure in SONOS device
TW202234680A (en) Methods of forming an electronic device comprising deuterium-containing dielectric materials and related electronic devices and systems
CN102117778B (en) Method for improving reliability of SONOS memory by utilizing ozone oxidation
CN102376652B (en) Method for manufacturing split gate flash by reducing writing interference
CN103066023A (en) Method for improving reliability performance of silicon oxide nitride oxide silicon (SONOS) memorizer
CN102376555B (en) Method for improving reliability of SONOS (Silicon Oxide Nitride Oxide Semiconductor) by oxidizing ON film as tunneling dielectric medium
CN102412131A (en) Dielectric stack
CN102024692A (en) Manufacturing method of oxide layer between splitting grids
CN105470258A (en) Silicon-oxide-nitride-oxide-silicon (SONOS) B4-flash memory
JP2010161154A (en) Semiconductor storage device and method of manufacturing the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20140312

WD01 Invention patent application deemed withdrawn after publication