[go: up one dir, main page]

CN103488505A - Patching method, device and system - Google Patents

Patching method, device and system Download PDF

Info

Publication number
CN103488505A
CN103488505A CN201310421697.5A CN201310421697A CN103488505A CN 103488505 A CN103488505 A CN 103488505A CN 201310421697 A CN201310421697 A CN 201310421697A CN 103488505 A CN103488505 A CN 103488505A
Authority
CN
China
Prior art keywords
error message
patch
directory information
message
processing engine
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310421697.5A
Other languages
Chinese (zh)
Other versions
CN103488505B (en
Inventor
王工艺
李涛
李生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Hangzhou Huawei Digital Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Huawei Digital Technologies Co Ltd filed Critical Hangzhou Huawei Digital Technologies Co Ltd
Priority to CN201310421697.5A priority Critical patent/CN103488505B/en
Publication of CN103488505A publication Critical patent/CN103488505A/en
Priority to PCT/CN2014/086042 priority patent/WO2015035891A1/en
Application granted granted Critical
Publication of CN103488505B publication Critical patent/CN103488505B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646Configuration or reconfiguration

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

The invention discloses a patching method, device and system. The method includes: if an error occurs when a protocol processing engine in a node controller executes a cache uniformity protocol, suspending an error message and continuing to process a subsequent message having a different address from the error message, and allowing an added path to receive a table lookup data structure, directory information and the error message from the node controller; allowing an added patch module to execute a patch program according to the table lookup data structure, the directory information and the error message. The patch program is used for replacing the protocol processing engine to process the error message to generate a new message and corresponding new directory information. When the error occurs, the protocol processing engine suspends the error message and continues to process the subsequent message; the error message is processed by the patch module which is added; accordingly, the system can still operate normally when the protocol error occurs.

Description

Patch method, equipment and system
Technical field
The application relates to field of storage, particularly relates to patch method, equipment and system.
Background technology
Along with the high speed development of various terminals, various senior application are more and more abundanter, for the requirement of the arithmetic speed of central processing unit (Central Processing Unit, CPU), are also more and more higher.But it is limited that the performance of single cpu improves, therefore, multicomputer system has obtained development at a high speed.As shown in Figure 1, Cache consistency protocol non uniform memory access structure (cache coherence protocol Non-Uniform Memory Access, CC-NUMA) multicomputer system comprises a plurality of CPU110 and a plurality of Node Controller (Node Controller, NC) 120.Wherein, between Node Controller 120 and CPU110, topology is connected, the work between a plurality of CPU110 of Node Controller 120 coordination.
Because each CPU110 has a privately owned cache buffer (Cache) at least, and all CPU share a primary memory.When different CPU110 uses the same data of primary memory, these CPU110 can be put into these data in own privately owned Cache respectively, and according to separately need to be to the data operation such as modify, when one of them CPU110 has revised these data, another CPU110 does not also know that existing CPU110 revises these data, described it still by original data, processed, cause conflict, this has just caused the Cache consistency problem.
Prior art provides a kind of Cache consistency protocol, a network protocol processing engine at least is set in each Node Controller 120, when message enters into network protocol processing engine, the directory states that network protocol processing engine is put down in writing according to type and the directory information of message finds corresponding protocol tables, wherein, put down in writing the processing mode of current message in protocol tables, to the mode of operation of described directory information and whether clash etc.If conflict has occurred, network protocol processing engine can be processed according to the processing mode of current message and the mode of operation of described directory information, and obtains new message and the directory information of renewal, thereby avoids occurring the Cache consistency problem.
But, the rapid expansion of system scale, the uncertainty of network delay and the factors such as diversity of memory consistency model, make Cache consistency protocol complex, the state space of agreement is exponential growth, under the prior art condition, the Cache consistency protocol can not accomplish to cover all situations, i.e. all conflicts can solve, once and have conflict not to be solved, agreement will go wrong, cause network protocol processing engine to be processed current message, cause the message of back also can't be processed, thereby cause system to work.
Summary of the invention
The application provides network protocol processing engine fault-tolerance processing method, Apparatus and system, can be when agreement be made mistakes, and the normal operation of assurance system.
The application's first aspect provides a kind of patch method, if carrying out the Cache consistency protocol, the network protocol processing engine in Node Controller makes mistakes, hang up error message and continue to process the subsequent packet different from described error message address, the data structure of tabling look-up, directory information and described error message that the patch receiving node controller of setting up sends; Described patch module of setting up is carried out patch according to the described data structure of tabling look-up, described directory information and described error message, wherein, described patch is for replacing described network protocol processing engine to be processed to generate new message and generate corresponding new directory information described error message.
In conjunction with first aspect, in the possible embodiment of the first of the application's first aspect, described error message comprises current error message and the message that has identical address with current error message.
In conjunction with first aspect, in the possible embodiment of the second of the application's first aspect, described patch module of setting up further comprised carry out the step of patch according to the described data structure of tabling look-up, described directory information and described error message before: the sign of the protocol tables that the data structure of tabling look-up that the described patch module receiving node controller of setting up sends, directory information, described error message and needs are inquired about.
The application's second aspect provides a kind of Node Controller, comprise the patch module, described patch module couples the network protocol processing engine module in Node Controller, described patch module comprises: receiving element, and performance element, described receiving element is carried out the Cache consistency protocol for the network protocol processing engine module in Node Controller and is made mistakes, when the subsequent packet different from described error message address processed in hang-up error message and continuation, the data structure of tabling look-up that the receiving node controller sends, directory information and described error message, described receiving element is by the described data structure of tabling look-up, described directory information and described error message send to described performance element, described performance element is for receiving the described data structure of tabling look-up, described directory information and described error message, carry out patch according to the described data structure of tabling look-up, described directory information and described error message, wherein, described patch is for replacing described network protocol processing engine module to be processed to generate new message and generate corresponding new directory information described error message.
In conjunction with second aspect, in the possible embodiment of the first of the application's second aspect, described error message comprises current error message and the message that has identical address with current error message.
In conjunction with second aspect, in the possible embodiment of the second of the application's second aspect, the data structure of tabling look-up that described receiving element also sends for the receiving node controller, directory information, described error message and the sign that needs the protocol tables of inquiry.
The application's third aspect provides a kind of patch system, comprise patch module and Node Controller, described patch module couples the network protocol processing engine module in Node Controller, when described Node Controller is made mistakes in network protocol processing engine, carrying out the Cache consistency protocol, hang up error message and continue to process the subsequent packet different from described error message address; The data structure of tabling look-up, directory information and described error message that described patch module sends for the receiving node controller, carry out patch according to the described data structure of tabling look-up, described directory information and described error message, wherein, described patch is for replacing described network protocol processing engine to be processed to generate new message and generate corresponding new directory information described error message.
In conjunction with the third aspect, in the possible embodiment of the first of the application's third aspect, described error message comprises current error message and the message that has identical address with current error message.
In conjunction with the third aspect, in the possible embodiment of the second of the application's third aspect, the data structure of tabling look-up that described patch module also sends for the receiving node controller, directory information, described error message and the sign that needs the protocol tables of inquiry.
In conjunction with the third aspect, in the third possible embodiment of the application's third aspect, described patch module comprises the input random access memory, patch processor and output random access memory, wherein, described input random access memory one end couples an end of the network protocol processing engine module in Node Controller, the other end couples an end of described patch processor, the other end of described patch processor couples an end of described output random access memory, the other end of described output random access memory couples the other end of the network protocol processing engine in Node Controller, the data structure of tabling look-up that described input random access memory sends for the memory node controller, directory information and described error message, described patch processor is carried out patch for the described data structure of tabling look-up, described directory information and described error message, wherein, described patch is for replacing described network protocol processing engine to be processed to generate new message and generate corresponding new directory information described error message, described output random access memory is for storing new message and new directory information.
The third possible embodiment in conjunction with the third aspect, in the 4th kind of possible embodiment of the application's third aspect, the number of described input random access memory and described output random access memory is all identical with the quantity of described network protocol processing engine, wherein, one end of a described input random access memory couples respectively an end of a network protocol processing engine, the other end of all input random access memory couples the patch processor simultaneously, the other end of described patch processor couples an end of all output random access memory simultaneously, the other end of each output random access memory couples respectively the other end of a network protocol processing engine module.
Above-mentioned application is by setting up the patch module, when network protocol processing engine is made mistakes, network protocol processing engine is hung up error message, and to continuing, the subsequent packet different from the error message address processed, error message is processed by the patch module, thereby guarantee that, when agreement is made mistakes, system still can work.
The accompanying drawing explanation
Fig. 1 is the structural representation of prior art multiprocessing system one embodiment;
Fig. 2 is the structural representation of the application's patch system one embodiment;
Fig. 3 is the process flow diagram of the application's patch method one embodiment;
Fig. 4 is the structural representation of the application's Node Controller one embodiment;
Fig. 5 is the structural representation of another embodiment of the application's Node Controller.
Embodiment
In below describing, in order to illustrate rather than, in order limiting, to have proposed the detail such as particular system structure, interface, technology, in order to thoroughly understand the application.Yet, not it will be clear to one skilled in the art that in there is no other embodiment of these details and can realize the application yet.In other situation, omit the detailed description to well-known device, circuit and method, in order to avoid unnecessary details hinders the application's description.
Consult Fig. 2, Fig. 2 is the structural representation of the application's patch system one embodiment.The patch system of present embodiment comprises: patch module 210 and Node Controller 220.Patch module 210 and Node Controller 220 are dispatched a plurality of CPU jointly.Wherein, patch module 210 comprises 211, patch processors 213 of a plurality of input random access memory (input ram) and a plurality of output random access memory (output ram) 215.Node Controller 220 comprises a plurality of network protocol processing engine 221 and a plurality of protocol tables (P-Table) storer 223.And the quantity of input random access memory 211, output random access memory 215, network protocol processing engine 221 and protocol tables storer 223 all equates.
One end of an input random access memory 211 couples an end of a network protocol processing engine 221, the other end of all input random access memory 211 couples patch processor 213 simultaneously, the other end of patch processor 213 couples an end of all output random access memory 215 simultaneously, and the other end of each output random access memory 215 couples respectively the other end of a network protocol processing engine 221.Each network protocol processing engine 221 couples respectively a protocol tables storer 223.
When message passes through network protocol processing engine 221, network protocol processing engine 221 can read the agreement in protocol tables storer 223 according to type and the current directory states of message, wherein, the agreement in protocol tables storer 223 comprise message processing mode, whether mode of operation and the agreement of the mode of operation of catalogue, inner list item are made mistakes etc.If Protocol Design is incomplete, after causing message according to protocol processes, produce wrong result, agreement cannot be processed message, and agreement is made mistakes, and the message that cannot process is error message.If agreement is not made mistakes, according to agreement, message is carried out to the processing of Cache consistency protocol, thereby obtain new message and generate new catalogue, and new message is added in streamline.
When certain network protocol processing engine 221 execution Cache consistency protocol is made mistakes, network protocol processing engine module 221 is hung up error message and is processed message to suspend, comprise current error message and the message identical with current error message address, because each message has corresponding address, so be easy to find above-mentioned message, wherein address refers to the system address of CPU, and will table look-up data structure, directory information and error message send to the input random access memory 211 corresponding with this network protocol processing engine 221.The data structure of tabling look-up for record comprise the error message address, whether the processing stage of in conflict, whether in the write operation stage and whether because of conflict, hang up the environmental data of error message.Directory information comprises pointer and state, and described pointer is for the address space of directional processors, and described state is used to indicate the concrete state of the address space of pointer processor pointed, and described concrete state comprises to be monopolized, share and invalid.For example, before makeing mistakes, accessing certain address space of certain controller, this address space of pointed, and status items has recorded the concrete state of this address space.The data structure of tabling look-up is environmental data during this address space of record access.
In another embodiment, the data structure of tabling look-up comprises a plurality of Field Definitions, described Field Definition is for recording the state of issued transaction, comprise the address, Target id number of message, whether the processing stage of conflict, whether in the write operation stage, whether because of conflict, hang up message.When needs operations patch, the issued transaction state that mediates, patch knows that intermediateness is to realize that correctly completing message processes.Simultaneously, after patch is disposed, also need intermediateness is exported, preserve, in order to use during same issued transaction next time.Certainly, after final issued transaction, data structure can be disposed automatically.
If processor has enough information processing messages, do not need to continue the vlan query protocol VLAN table, if processor does not have enough information processing messages, need to continue the vlan query protocol VLAN table.If also need to continue the vlan query protocol VLAN table, the sign of the protocol tables of needs inquiry can be sent to the input random access memory 211 corresponding with this network protocol processing engine module 221 together with the data structure of tabling look-up, directory information and error message.Network protocol processing engine 221 continues to process the subsequent packet different from described error message address, thereby avoids stopping up.
Patch processor 213 detects in input random access memory 211 when the error message to be processed of need is arranged, read the data structure of tabling look-up, directory information and error message from input random access memory 211, and carry out patch according to the data structure of tabling look-up, directory information and error message, wherein, patch is for replacing 221 pairs of error message processing modes original according to network protocol processing engine of network protocol processing engine to be processed to generate new message and generating corresponding new directory information.If also need to continue the vlan query protocol VLAN table, the sign vlan query protocol VLAN table of the protocol tables that patch processor 213 is inquired about as required, then carry out patch to generate new message and to generate corresponding new directory information according to the data structure of tabling look-up, directory information and error message.For example, patch can recover the operation to the address above mentioned space according to the data structure of tabling look-up, obtain again the state of this address space from directory information, so, patch can replace 221 pairs of error message processing modes original according to network protocol processing engine of network protocol processing engine to be processed, and generates new message, after being disposed, the state of this address space may change, so thereby upgrading directory information produces new directory information.
Patch processor 213 is written to the output random access memory 215 corresponding with this network protocol processing engine module 221 by new message and new directory information, and wherein, each network protocol processing engine module 221 is connected with an output random access memory 215.This network protocol processing engine 221 is inserted into the streamline second half section by new message after monitoring in corresponding output random access memory 215 new message being arranged.Wherein, message sequence is arranged and has been formed streamline.
If other network protocol processing engine 221 has been made mistakes when carrying on an agreement, according to above-mentioned method, processed equally.
In the present embodiment, each network protocol processing engine 221 correspondence respectively arranges an input random access memory 211 and an output random access memory 215, and a plurality of input random access memory 211 and a plurality of output random access memory 215 share a patch processor 213.In the situation that network protocol processing engine 221 error rate when carrying on an agreement is lower, also can be a plurality of network protocol processing engine 221 share an input random access memory 211, output random access memory 215 and a patch processor 213.On the contrary, if in the situation that require higher, also can one network protocol processing engine 221 use an input random access memory 211, output random access memory 215 and a patch processor 213.
Consult Fig. 3, Fig. 3 is the process flow diagram of the application's patch method one embodiment.The patch method of present embodiment increases and comprises the steps:
S301: make mistakes if the network protocol processing engine in Node Controller is carried out the Cache consistency protocol, hang up error message and continue to process the subsequent packet different from the error message address, the data structure of tabling look-up, directory information and error message that the patch receiving node controller of setting up sends.
When certain the network protocol processing engine module execution Cache consistency protocol in Node Controller is made mistakes, the network protocol processing engine module is hung up error message and is processed message to suspend, comprise current error message and the message identical with current error message address, because each message has corresponding address, so be easy to find above-mentioned message, wherein address refers to the system address of CPU, and will table look-up data structure, directory information and error message send to patch.The data structure of tabling look-up for record comprise the error message address, whether the processing stage of in conflict, whether in the write operation stage and whether because of conflict, hang up the environmental data of error message.Directory information comprises pointer and state, and described pointer is for the address space of directional processors, and described state is used to indicate the concrete state of the address space of pointer processor pointed, and described concrete state comprises to be monopolized, share and invalid.For example, before makeing mistakes, accessing certain address space of certain controller, this address space of pointed, and status items has recorded the concrete state of this address space.The data structure of tabling look-up is environmental data during this address space of record access.
In another embodiment, the data structure of tabling look-up comprises a plurality of Field Definitions, described Field Definition is for recording the state of issued transaction, comprise the address, Target id number of message, whether the processing stage of conflict, whether in the write operation stage, whether because of conflict, hang up message.When needs operations patch, the issued transaction state that mediates, patch knows that intermediateness is to realize that correctly completing message processes.Simultaneously, after patch is disposed, also need intermediateness is exported, preserve, in order to use during same issued transaction next time.Certainly, after final issued transaction, data structure can be disposed automatically.
If processor has enough information processing messages, do not need to continue the vlan query protocol VLAN table, if processor does not have enough information processing messages, need to continue the vlan query protocol VLAN table.If also need to continue the vlan query protocol VLAN table, the sign of the protocol tables of needs inquiry can be sent to the patch module together with the data structure of tabling look-up, directory information and error message.Network protocol processing engine continues to process the subsequent packet different from described error message address, thereby avoids stopping up.
The data structure of tabling look-up, directory information and error message that the corresponding receiving node controller of the patch of setting up sends.If need to continue the vlan query protocol VLAN table, the sign that the corresponding reception of patch module is tabled look-up data structure, directory information, error message and needed the protocol tables of inquiry.
S302: the patch module of setting up is carried out patch according to the described data structure of tabling look-up, described directory information and described error message, wherein, described patch is for replacing described network protocol processing engine to be processed to generate new message and generate corresponding new directory information error message.
When the patch module of setting up detects the error message that need to be processed, input table look-up data structure, directory information and error message, and carry out patch according to the data structure of tabling look-up, directory information and error message, wherein, patch for replace network protocol processing engine to error message the processing mode original according to network protocol processing engine processed to generate new message and generated corresponding new directory information.For example, patch can recover the operation to the address above mentioned space according to the data structure of tabling look-up, obtain again the state of this address space from directory information, so, patch can replace 221 pairs of error message processing modes original according to network protocol processing engine of network protocol processing engine to be processed, and generates new message, after being disposed, the state of this address space may change, so thereby upgrading directory information produces new directory information.
If also need to continue the vlan query protocol VLAN table, the sign vlan query protocol VLAN table of the protocol tables that the patch of setting up is inquired about as required, then carry out patch to generate new message and to generate corresponding new directory information according to the data structure of tabling look-up, directory information and error message.The patch of setting up is inserted into the streamline second half section by new message and new directory information.Wherein, message sequence is arranged and has been formed streamline.
All the elements in method described in present embodiment can be applied in above-mentioned patch system and following Node Controller.
Consult Fig. 4, Fig. 4 is the structural representation of the application's Node Controller one embodiment.The Node Controller of present embodiment comprises the patch module, and described patch module couples the network protocol processing engine module in Node Controller, and described patch module comprises: receiving element 410 and performance element 420.
Receiving element 410 is carried out the Cache consistency protocol for the network protocol processing engine module in Node Controller and is made mistakes, when the subsequent packet different from the error message address processed in hang-up error message and continuation, the data structure of tabling look-up, directory information and error message that the receiving node controller sends.Such as, when certain the network protocol processing engine module execution Cache consistency protocol in Node Controller is made mistakes, the network protocol processing engine module is hung up error message and is processed message to suspend, comprise current error message and the message identical with current error message address, because each message has corresponding address, so be easy to find above-mentioned message, wherein address refers to the system address of CPU, and will table look-up data structure, directory information and error message send to receiving element 410.The data structure of tabling look-up for record comprise the error message address, whether the processing stage of in conflict, whether in the write operation stage and whether because of conflict, hang up the environmental data of error message.Directory information comprises pointer and state, and described pointer is for the address space of directional processors, and described state is used to indicate the concrete state of the address space of pointer processor pointed, and described concrete state comprises to be monopolized, share and invalid.For example, before makeing mistakes, accessing certain address space of certain controller, this address space of pointed, and status items has recorded the concrete state of this address space.The data structure of tabling look-up is environmental data during this address space of record access.
In another embodiment, the data structure of tabling look-up comprises a plurality of Field Definitions, described Field Definition is for recording the state of issued transaction, comprise the address, Target id number of message, whether the processing stage of conflict, whether in the write operation stage, whether because of conflict, hang up message.When needs operations patch, the issued transaction state that mediates, patch knows that intermediateness is to realize that correctly completing message processes.Simultaneously, after patch is disposed, also need intermediateness is exported, preserve, in order to use during same issued transaction next time.Certainly, after final issued transaction, data structure can be disposed automatically.
If processor has enough information processing messages, do not need to continue the vlan query protocol VLAN table, if processor does not have enough information processing messages, need to continue the vlan query protocol VLAN table.If also need to continue the vlan query protocol VLAN table, the sign of the protocol tables of needs inquiry can be sent to receiving element 410 together with the data structure of tabling look-up, directory information and error message.The network protocol processing engine module continues to process the subsequent packet different from described error message address, thereby avoids stopping up.
The data structure of tabling look-up, directory information and error message that the corresponding receiving node controller of receiving element 410 sends.If need to continue the vlan query protocol VLAN table, the sign that the corresponding reception of receiving element 410 is tabled look-up data structure, directory information, error message and needed the protocol tables of inquiry.
Receiving element 410 will be tabled look-up data structure, directory information and error message to performance element transmission 420.
Performance element 420 is for receiving the described data structure of tabling look-up, directory information and error message, carry out patch according to the data structure of tabling look-up, directory information and error message, wherein, patch for replace the network protocol processing engine module to error message the processing mode original according to network protocol processing engine processed to generate new message and generated corresponding new directory information.
When performance element 420 detects the error message that need to be processed, reception table look-up data structure, directory information and error message, and carry out patch according to the data structure of tabling look-up, directory information and error message, wherein, patch is for replacing the network protocol processing engine module to be processed to generate new message and generate corresponding new directory information error message.If also need to continue the vlan query protocol VLAN table, the sign vlan query protocol VLAN table of the protocol tables that performance element 420 is inquired about as required, then carry out patch to generate new message and to generate corresponding new directory information according to the data structure of tabling look-up, directory information and error message.For example, patch can recover the operation to the address above mentioned space according to the data structure of tabling look-up, obtain again the state of this address space from directory information, so, patch can replace 221 pairs of error message processing modes original according to network protocol processing engine of network protocol processing engine to be processed, and generates new message, after being disposed, the state of this address space may change, so thereby upgrading directory information produces new directory information.
Performance element 420 is inserted into the streamline second half section by new message and new directory information.Wherein, message sequence is arranged and has been formed streamline.
Consult Fig. 5, Fig. 5 is the structural representation of another embodiment of the application's Node Controller.The network protocol processing engine fault-tolerant processing device of present embodiment comprises the patch module, and the patch module comprises input random access memory 510, patch processor 520 and output random access memory 530.One end of input random access memory 510 is for coupling the network protocol processing engine module in Node Controller, the other end of input random access memory 510 couples an end of patch processor 520, the other end of patch processor 520 couples an end of output random access memory 530, and the other end of output random access memory 530 is for coupling the network protocol processing engine module in Node Controller.
Input random access memory 510 is carried out the Cache consistency protocol for the network protocol processing engine module in Node Controller and is made mistakes, when the subsequent packet different from the error message address processed in hang-up error message and continuation, the data structure of tabling look-up, directory information and error message that the receiving node controller sends.Such as, when certain network protocol processing engine execution Cache consistency protocol in Node Controller is made mistakes, network protocol processing engine is hung up error message and is processed message to suspend, comprise current error message and the message identical with current error message address, because each message has corresponding address, so be easy to find above-mentioned message, wherein address refers to the system address of CPU, and will table look-up data structure, directory information and error message send to input random access memory 510.The data structure of tabling look-up for record comprise the error message address, whether the processing stage of in conflict, whether in the write operation stage and whether because of conflict, hang up the environmental data of error message.Directory information comprises pointer and state, and described pointer is for the address space of directional processors, and described state is used to indicate the concrete state of the address space of pointer processor pointed, and described concrete state comprises to be monopolized, share and invalid.For example, before makeing mistakes, accessing certain address space of certain controller, this address space of pointed, and status items has recorded the concrete state of this address space.The data structure of tabling look-up is environmental data during this address space of record access.
In another embodiment, the data structure of tabling look-up comprises a plurality of Field Definitions, described Field Definition is for recording the state of issued transaction, comprise the address, Target id number of message, whether the processing stage of conflict, whether in the write operation stage, whether because of conflict, hang up message.When needs operations patch, the issued transaction state that mediates, patch knows that intermediateness is to realize that correctly completing message processes.Simultaneously, after patch is disposed, also need intermediateness is exported, preserve, in order to use during same issued transaction next time.Certainly, after final issued transaction, data structure can be disposed automatically.
If processor has enough information processing messages, do not need to continue the vlan query protocol VLAN table, if processor does not have enough information processing messages, need to continue the vlan query protocol VLAN table.If also need to continue the vlan query protocol VLAN table, the sign of the protocol tables of needs inquiry can be sent to input random access memory 510 together with the data structure of tabling look-up, directory information and error message.Network protocol processing engine continues to process the subsequent packet different from described error message address, thereby avoids stopping up.
The data structure of tabling look-up, directory information and error message that the corresponding receiving node controller of input random access memory 510 sends.If need to continue the vlan query protocol VLAN table, input the sign that the corresponding reception of random access memory 510 is tabled look-up data structure, directory information, error message and needed the protocol tables of inquiry.
Patch processor 520 is for carrying out patch according to the data structure of tabling look-up, directory information and error message, and wherein, patch is for replacing network protocol processing engine to be processed to generate new message and generate corresponding new directory information error message.Such as, patch processor 520 detects input random access memory 510 when the error message that need to be processed is arranged, reception table look-up data structure, directory information and error message, and carry out patch according to the data structure of tabling look-up, directory information and error message, wherein, patch for replace network protocol processing engine to error message the processing mode original according to network protocol processing engine processed to generate new message and generated corresponding new directory information.If also need to continue the vlan query protocol VLAN table, the sign vlan query protocol VLAN table of the protocol tables that patch processor 520 is inquired about as required, then carry out patch to generate new message and to generate corresponding new directory information according to the data structure of tabling look-up, directory information and error message.For example, patch can recover the operation to the address above mentioned space according to the data structure of tabling look-up, obtain again the state of this address space from directory information, so, patch can replace 221 pairs of error message processing modes original according to network protocol processing engine of network protocol processing engine to be processed, and generates new message, after being disposed, the state of this address space may change, so thereby upgrading directory information produces new directory information.New message and new directory information that patch processor 520 will be temporary in patch processor 520 are inserted into the streamline second half section.Wherein, message sequence is arranged and has been formed streamline.
Output random access memory 730 is for the new message of temporary patch processor 720 outputs and new directory information.
The application also provides a kind of network protocol processing engine fault-tolerance processing system, comprises the patch module, and the patch module couples the network protocol processing engine module in Node Controller.Can consult Fig. 2 and relevant description at a kind of concrete embodiment, not repeat to repeat one by one herein.
Above-mentioned application is by setting up the patch module, when network protocol processing engine is made mistakes, network protocol processing engine is hung up error message, and to continuing, the subsequent packet different from the error message address processed, error message is processed by the patch module, thereby guarantee that, when agreement is made mistakes, system still can work.
In the several embodiments that provide in the application, should be understood that, disclosed system, apparatus and method, can realize by another way.For example, device embodiments described above is only schematic, for example, the division of described module or unit, be only that a kind of logic function is divided, during actual the realization, other dividing mode can be arranged, for example a plurality of unit or assembly can in conjunction with or can be integrated into another system, or some features can ignore, or do not carry out.Another point, shown or discussed coupling each other or direct-coupling or communication connection can be by some interfaces, indirect coupling or the communication connection of device or unit can be electrically, machinery or other form.
The described unit as the separating component explanation can or can not be also physically to separate, and the parts that show as unit can be or can not be also physical locations, can be positioned at a place, or also can be distributed on a plurality of network element.Can select according to the actual needs some or all of unit wherein to realize the purpose of present embodiment scheme.
In addition, each functional unit in each embodiment of the application can be integrated in a processing unit, can be also that the independent physics of unit exists, and also can be integrated in a unit two or more unit.Above-mentioned integrated unit both can adopt the form of hardware to realize, also can adopt the form of SFU software functional unit to realize.
If the form of SFU software functional unit of usining described integrated unit realizes and during as production marketing independently or use, can be stored in a computer read/write memory medium.Understanding based on such, the all or part of of the part that the application's technical scheme contributes to prior art in essence in other words or this technical scheme can embody with the form of software product, this computer software product is stored in a storage medium, comprise that some instructions are with so that a computer equipment (can be personal computer, server, or the network equipment etc.) or processor (processor) carry out all or part of step of the described method of each embodiment of the application.And aforesaid storage medium comprises: various media that can be program code stored such as USB flash disk, portable hard drive, ROM (read-only memory) (ROM, Read-Only Memory), random access memory (RAM, Random Access Memory), magnetic disc or CDs.

Claims (11)

1. a patch method, it is characterized in that, if carrying out the Cache consistency protocol, the network protocol processing engine in Node Controller makes mistakes, hang up error message and continue to process the subsequent packet different from described error message address, the data structure of tabling look-up, directory information and described error message that the patch receiving node controller of setting up sends;
Described patch module of setting up is carried out patch according to the described data structure of tabling look-up, described directory information and described error message, wherein, described patch is for replacing described network protocol processing engine to be processed to generate new message and generate corresponding new directory information described error message.
2. method according to claim 1, is characterized in that, described error message comprises current error message and the message that has identical address with current error message.
3. method according to claim 1, it is characterized in that, the step that described patch module of setting up is carried out patch according to the described data structure of tabling look-up, described directory information and described error message further comprises before: the sign of the protocol tables of the data structure of tabling look-up that the described patch module receiving node controller of setting up sends, directory information, described error message and needs inquiry.
4. a Node Controller, is characterized in that, comprises the patch module, and described patch module couples the network protocol processing engine module in Node Controller, and described patch module comprises: receiving element and performance element,
Described receiving element is carried out the Cache consistency protocol for the network protocol processing engine module in Node Controller and is made mistakes, when the subsequent packet different from described error message address processed in hang-up error message and continuation, the data structure of tabling look-up that the receiving node controller sends, directory information and described error message, described receiving element sends the described data structure of tabling look-up, described directory information and described error message to described performance element;
Described performance element is for receiving the described data structure of tabling look-up, described directory information and described error message, carry out patch according to the described data structure of tabling look-up, described directory information and described error message, wherein, described patch is for replacing described network protocol processing engine module to be processed to generate new message and generate corresponding new directory information described error message.
5. according to the described Node Controller of right 4, it is characterized in that, described error message comprises current error message and the message that has identical address with current error message.
6. according to the described Node Controller of right 4, it is characterized in that the data structure of tabling look-up that described receiving element also sends for the receiving node controller, directory information, described error message and the sign that needs the protocol tables of inquiry.
7. a patch system, is characterized in that, comprises patch module and Node Controller, and described patch module couples the network protocol processing engine in Node Controller,
When described Node Controller is made mistakes in network protocol processing engine, carrying out the Cache consistency protocol, hang up error message and continue to process the subsequent packet different from described error message address;
The data structure of tabling look-up, directory information and described error message that described patch module sends for the receiving node controller, carry out patch according to the described data structure of tabling look-up, described directory information and described error message, wherein, described patch is for replacing described network protocol processing engine to be processed to generate new message and generate corresponding new directory information described error message.
8. according to the described system of right 7, it is characterized in that, described error message comprises current error message and the message that has identical address with current error message.
9. according to the described system of right 7, it is characterized in that the data structure of tabling look-up that described patch module also sends for the receiving node controller, directory information, described error message and the sign that needs the protocol tables of inquiry.
10. according to the described system of right 7, it is characterized in that, described patch module comprises input random access memory, patch processor and output random access memory, wherein, described input random access memory one end couples an end of the network protocol processing engine in Node Controller, the other end couples an end of described patch processor, the other end of described patch processor couples an end of described output random access memory, the other end of described output random access memory couples the other end of the network protocol processing engine in Node Controller
The data structure of tabling look-up, directory information and described error message that described input random access memory sends for the memory node controller;
Described patch processor is carried out patch for the described data structure of tabling look-up, described directory information and described error message, wherein, described patch is for replacing described network protocol processing engine to be processed to generate new message and generate corresponding new directory information described error message;
Described output random access memory is for storing new message and new directory information.
11. according to the described system of right 10, it is characterized in that, the number of described input random access memory and described output random access memory is all identical with the quantity of described network protocol processing engine, wherein, one end of a described input random access memory couples respectively an end of a network protocol processing engine, the other end of all input random access memory couples the patch processor simultaneously, the other end of described patch processor couples an end of all output random access memory simultaneously, the other end of each output random access memory couples respectively the other end of a network protocol processing engine module.
CN201310421697.5A 2013-09-16 2013-09-16 Patch method, equipment and system Active CN103488505B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201310421697.5A CN103488505B (en) 2013-09-16 2013-09-16 Patch method, equipment and system
PCT/CN2014/086042 WO2015035891A1 (en) 2013-09-16 2014-09-05 Patching method, device, and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310421697.5A CN103488505B (en) 2013-09-16 2013-09-16 Patch method, equipment and system

Publications (2)

Publication Number Publication Date
CN103488505A true CN103488505A (en) 2014-01-01
CN103488505B CN103488505B (en) 2016-03-30

Family

ID=49828762

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310421697.5A Active CN103488505B (en) 2013-09-16 2013-09-16 Patch method, equipment and system

Country Status (2)

Country Link
CN (1) CN103488505B (en)
WO (1) WO2015035891A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015035891A1 (en) * 2013-09-16 2015-03-19 华为技术有限公司 Patching method, device, and system
CN105162725A (en) * 2015-09-22 2015-12-16 浪潮(北京)电子信息产业有限公司 Method and device for preprocessing message addresses in protocol processing pipeline
CN114125915A (en) * 2022-01-26 2022-03-01 舟谱数据技术南京有限公司 Positioning thermal repair system and method for setting terminal APP

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6892319B2 (en) * 2000-09-08 2005-05-10 Hewlett-Packard Development Company, L.P. Method for verifying abstract memory models of shared memory multiprocessors
US7290085B2 (en) * 2004-11-16 2007-10-30 International Business Machines Corporation Method and system for flexible and efficient protocol table implementation
CN102063406A (en) * 2010-12-21 2011-05-18 清华大学 Network shared Cache for multi-core processor and directory control method thereof
CN102103568A (en) * 2011-01-30 2011-06-22 中国科学院计算技术研究所 Method for realizing cache coherence protocol of chip multiprocessor (CMP) system
CN102880537A (en) * 2012-09-07 2013-01-16 浪潮电子信息产业股份有限公司 Software simulation verification method based on Cache coherence protocol

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8812793B2 (en) * 2006-06-19 2014-08-19 International Business Machines Corporation Silent invalid state transition handling in an SMP environment
US7877551B2 (en) * 2007-06-26 2011-01-25 International Business Machines Corporation Programmable partitioning for high-performance coherence domains in a multiprocessor system
CN103294611B (en) * 2013-03-22 2015-06-17 浪潮电子信息产业股份有限公司 Server node data cache method based on limited data consistency state
CN103488505B (en) * 2013-09-16 2016-03-30 杭州华为数字技术有限公司 Patch method, equipment and system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6892319B2 (en) * 2000-09-08 2005-05-10 Hewlett-Packard Development Company, L.P. Method for verifying abstract memory models of shared memory multiprocessors
US7290085B2 (en) * 2004-11-16 2007-10-30 International Business Machines Corporation Method and system for flexible and efficient protocol table implementation
CN102063406A (en) * 2010-12-21 2011-05-18 清华大学 Network shared Cache for multi-core processor and directory control method thereof
CN102103568A (en) * 2011-01-30 2011-06-22 中国科学院计算技术研究所 Method for realizing cache coherence protocol of chip multiprocessor (CMP) system
CN102880537A (en) * 2012-09-07 2013-01-16 浪潮电子信息产业股份有限公司 Software simulation verification method based on Cache coherence protocol

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015035891A1 (en) * 2013-09-16 2015-03-19 华为技术有限公司 Patching method, device, and system
CN105162725A (en) * 2015-09-22 2015-12-16 浪潮(北京)电子信息产业有限公司 Method and device for preprocessing message addresses in protocol processing pipeline
CN105162725B (en) * 2015-09-22 2018-06-05 浪潮(北京)电子信息产业有限公司 A kind of method and device pre-processed to protocol processes assembly line message address
CN114125915A (en) * 2022-01-26 2022-03-01 舟谱数据技术南京有限公司 Positioning thermal repair system and method for setting terminal APP
CN114125915B (en) * 2022-01-26 2022-04-12 舟谱数据技术南京有限公司 Positioning thermal repair system and method for setting terminal APP

Also Published As

Publication number Publication date
CN103488505B (en) 2016-03-30
WO2015035891A1 (en) 2015-03-19

Similar Documents

Publication Publication Date Title
US10642704B2 (en) Storage controller failover system
US11550819B2 (en) Synchronization cache seeding
CN105786405B (en) A kind of online upgrading method, apparatus and system
JP5476481B2 (en) Dealing with node failures
US9916215B2 (en) System and method for selectively utilizing memory available in a redundant host in a cluster for virtual machines
US9378078B2 (en) Controlling method, information processing apparatus, storage medium, and method of detecting failure
CN107861691B (en) A load balancing method and device for a multi-controller storage system
CN110520844A (en) Cloud management platform, virtual machine management method and its system
CN107315697A (en) Computer readable storage device, system and method for reducing management ports
CN107145304B (en) Server, storage system and related method
CN112052230A (en) Multi-machine room data synchronization method, computing equipment and storage medium
US9584268B2 (en) Device level enablement of a communications protocol
US10785295B2 (en) Fabric encapsulated resilient storage
CN114995860A (en) Graphics processor firmware upgrade method and graphics processor
CN103500108A (en) System memory access method, node processor and multi-processor system
CN103488505A (en) Patching method, device and system
CN105634635A (en) Real-time clock (RTC) sharing method, device and system
CN106708445B (en) Link selecting method and device
CN102393838A (en) Data processing method and device, PCI-E (peripheral component interface-express) bus system, and server
CN110908644B (en) Configuration method and device of state node, computer equipment and storage medium
CN106557429A (en) A kind of moving method and Node Controller of internal storage data
US9971532B2 (en) GUID partition table based hidden data store system
CN104679687A (en) Method and device for recognizing interruption source
CN113918092B (en) Method and system for distributing storage space
CN114706715B (en) Control method, device, equipment and medium for distributed RAID based on BMC

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20200417

Address after: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen

Patentee after: HUAWEI TECHNOLOGIES Co.,Ltd.

Address before: 301, A building, room 3, building 301, foreshore Road, No. 310052, Binjiang District, Zhejiang, Hangzhou

Patentee before: Huawei Technologies Co.,Ltd.

TR01 Transfer of patent right