[go: up one dir, main page]

CN103379750B - Multilayer circuit board and preparation method thereof - Google Patents

Multilayer circuit board and preparation method thereof Download PDF

Info

Publication number
CN103379750B
CN103379750B CN201210127848.1A CN201210127848A CN103379750B CN 103379750 B CN103379750 B CN 103379750B CN 201210127848 A CN201210127848 A CN 201210127848A CN 103379750 B CN103379750 B CN 103379750B
Authority
CN
China
Prior art keywords
circuit
conductive
layer
hole
copper foil
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210127848.1A
Other languages
Chinese (zh)
Other versions
CN103379750A (en
Inventor
李清春
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peng Ding Polytron Technologies Inc
Avary Holding Shenzhen Co Ltd
Original Assignee
Fukui Precision Component Shenzhen Co Ltd
Zhending Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fukui Precision Component Shenzhen Co Ltd, Zhending Technology Co Ltd filed Critical Fukui Precision Component Shenzhen Co Ltd
Priority to CN201210127848.1A priority Critical patent/CN103379750B/en
Priority to TW101117071A priority patent/TWI498067B/en
Publication of CN103379750A publication Critical patent/CN103379750A/en
Application granted granted Critical
Publication of CN103379750B publication Critical patent/CN103379750B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

一种多层电路板的制作方法,包括步骤:提供多个铜箔基板;将每个铜箔基板的铜箔层制作形成导电线路层,得到多个第一电路基板;在其中部分第一电路基板中两表面贴合胶片;在所述胶片内形成通孔;在所述通孔内形成导电材料,所述导电材料与导电线路层相互电导通,得到第二电路基板;堆叠并压合第二电路基板及第一电路基板,使得每个第二电路基板位于相邻的两个第一电路基板之间,并且相邻的两个第一电路基板之间仅有一个第二电路基板,从而得到多层电路板。本发明还提供一种采用所述方法制得的多层电路板。

A method for manufacturing a multilayer circuit board, comprising the steps of: providing a plurality of copper foil substrates; making the copper foil layer of each copper foil substrate to form a conductive circuit layer to obtain a plurality of first circuit substrates; The two surfaces of the substrate are pasted with films; a through hole is formed in the film; a conductive material is formed in the through hole, and the conductive material and the conductive circuit layer are electrically connected to each other to obtain a second circuit substrate; stacking and pressing the second circuit board Two circuit substrates and the first circuit substrate, so that each second circuit substrate is located between two adjacent first circuit substrates, and there is only one second circuit substrate between adjacent two first circuit substrates, so that Get a multilayer circuit board. The invention also provides a multilayer circuit board prepared by the method.

Description

多层电路板及其制作方法Multi-layer circuit board and its manufacturing method

技术领域technical field

本发明涉及电路板制作领域,尤其涉及一种多层电路板及其制作方法。The invention relates to the field of circuit board production, in particular to a multilayer circuit board and a production method thereof.

背景技术Background technique

印刷电路板因具有装配密度高等优点而得到了广泛的应用。关于电路板的应用请参见文献Takahashi,A.Ooki,N.Nagai,A.Akahoshi,H.Mukoh,A.Wajima,M.Res.Lab,HighdensitymultilayerprintedcircuitboardforHITACM-880,IEEETrans.onComponents,Packaging,andManufacturingTechnology,1992,15(4):1418-1425。Printed circuit boards have been widely used due to their advantages such as high assembly density. For the application of the circuit board, please refer to the literature Takahashi, A.Ooki, N.Nagai, A.Akahoshi, H.Mukoh, A.Wajima, M.Res.Lab, HighdensitymultilayerprintedcircuitboardforHITACM-880, IEEETrans.onComponents, Packaging, and ManufacturingTechnology, 1992, 15(4):1418-1425.

在多层电路板的制作过程中,通常先从电路板的内层基半开始制作,在内层基板的两侧层压胶层和导电层,从而得到多层电路板。然而,按照这样的方式制作的多层电路板,需要从内层逐步到外层进行制作,制作流程很长。而且,在每进行一次增层,都会出现制作的不良,从而,在整个电路板制作完成时,发生电路板制作不良的几率较高,造成电路板制作的良率较低。In the production process of multilayer circuit boards, the inner base half of the circuit board is usually produced first, and the adhesive layer and the conductive layer are laminated on both sides of the inner substrate to obtain a multilayer circuit board. However, the multi-layer circuit board manufactured in this way needs to be manufactured step by step from the inner layer to the outer layer, and the manufacturing process is very long. Moreover, every time a build-up is performed, there will be defective production, so that when the entire circuit board is produced, the probability of defective circuit board production is relatively high, resulting in a low yield rate of circuit board production.

发明内容Contents of the invention

因此,有必要提供一种多层电路板及其制作方法,以能提高电路板制作的效率并提高电路板制作的良率。Therefore, it is necessary to provide a multilayer circuit board and a manufacturing method thereof, so as to improve the efficiency and yield of the circuit board manufacturing.

一种多层电路板的制作方法,包括步骤:提供2N+1个铜箔基板,每个所述铜箔基板包括依次堆叠的第一铜箔层、第一绝缘层及第二铜箔层,其中N为大于等于1的自然数;将每个铜箔基板的第一铜箔层制作形成第一导电线路层,将第二铜箔层制作形成第二导电线路层,从而将2N+1个铜箔基板制成2N+1个第一电路基板;在2N+1个第一电路基板中选择N个第一电路基板,在该N个第一电路基板中的第一导电线路层表面贴合第一胶片,所述第一胶片具有第一通孔,在该N个第一电路基板的第二导电线路层表面贴合第二胶片,所述第二胶片具有第二通孔,并在所述第一通孔内填充第一导电材料,在所述第二通孔内填充第二导电材料,所述第一导电材料与第一导电线路层相互电导通,所述第二导电材料与第二导电线路层相互电导通,从而将该N个第一电路基板制成N个第二电路基板;及堆叠所述N个第二电路基板及N+1个第一电路基板,使得每个第二电路基板位于相邻的两个第一电路基板之间,并且相邻的两个第一电路基板之间仅有一个第二电路基板,并一次压合所述N个第二电路基板及N+1个第一电路基板,从而得到4N+2层电路板。A method for manufacturing a multilayer circuit board, comprising the steps of: providing 2N+1 copper foil substrates, each of which includes a first copper foil layer, a first insulating layer, and a second copper foil layer stacked in sequence, Where N is a natural number greater than or equal to 1; the first copper foil layer of each copper foil substrate is fabricated to form the first conductive circuit layer, and the second copper foil layer is fabricated to form the second conductive circuit layer, so that 2N+1 copper The foil substrate is made into 2N+1 first circuit substrates; N first circuit substrates are selected from the 2N+1 first circuit substrates, and the surface of the first conductive circuit layer in the N first circuit substrates is pasted A film, the first film has a first through hole, a second film is pasted on the surface of the second conductive circuit layer of the N first circuit substrates, the second film has a second through hole, and the The first through hole is filled with a first conductive material, the second through hole is filled with a second conductive material, the first conductive material is electrically connected to the first conductive circuit layer, and the second conductive material is connected to the second The conductive circuit layers are electrically connected to each other, so that the N first circuit substrates are made into N second circuit substrates; and the N second circuit substrates and N+1 first circuit substrates are stacked, so that each second The circuit substrate is located between two adjacent first circuit substrates, and there is only one second circuit substrate between the two adjacent first circuit substrates, and the N second circuit substrates and N+ 1 first circuit substrate to obtain a 4N+2-layer circuit board.

一种多层电路板的制作方法,包括步骤:提供2N-1个铜箔基板,每个所述铜箔基板包括依次堆叠的第一铜箔层、第一绝缘层及第二铜箔层,其中N为大于等于2的自然数;将每个铜箔基板的第一铜箔层制作形成第一导电线路层,将第二铜箔层制作形成第二导电线路层,从而将2N-1个铜箔基板制成2N-1个第一电路基板;在2N-1个第一电路基板中选择N个第一电路基板,在该N个第一电路基板中的第一导电线路层表面贴合第一胶片,所述第一胶片具有第一通孔,在该N个第一电路基板的第二导电线路层表面贴合第二胶片,所述第二胶片具有第二通孔,并在所述第一通孔内填充第一导电材料,在所述第二通孔内填充第二导电材料,所述第一导电材料与第一导电线路层相互电导通,所述第二导电材料与第二导电线路层相互电导通,从而将该N个第一电路基板制成N个第二电路基板;提供一个第一铜箔和一个第二铜箔,在第一铜箔和第二铜箔之间堆叠所述N个第二电路基板及N-1个第一电路基板,使得每个第一电路基板位于相邻的两个第二电路基板之间,并且相邻的两个第二电路基板之间仅有一个第一电路基板,并一次压合所述一个第一铜箔、N个第二电路基板、N-1个第一电路基板及一个第二铜箔;以及将所述第一铜箔制作形成第三导电线路层,将所述第二铜箔制作形成第四导电线路层,从而得到4N层电路板。A method for manufacturing a multilayer circuit board, comprising the steps of: providing 2N-1 copper foil substrates, each of which includes a first copper foil layer, a first insulating layer, and a second copper foil layer stacked in sequence, Where N is a natural number greater than or equal to 2; the first copper foil layer of each copper foil substrate is fabricated to form the first conductive circuit layer, and the second copper foil layer is fabricated to form the second conductive circuit layer, so that 2N-1 copper The foil substrate is made into 2N-1 first circuit substrates; N first circuit substrates are selected from the 2N-1 first circuit substrates, and the surface of the first conductive circuit layer in the N first circuit substrates is pasted with the first A film, the first film has a first through hole, a second film is pasted on the surface of the second conductive circuit layer of the N first circuit substrates, the second film has a second through hole, and the The first through hole is filled with a first conductive material, the second through hole is filled with a second conductive material, the first conductive material is electrically connected to the first conductive circuit layer, and the second conductive material is connected to the second The conductive circuit layers are electrically connected to each other, so that the N first circuit substrates are made into N second circuit substrates; a first copper foil and a second copper foil are provided, between the first copper foil and the second copper foil stacking the N second circuit substrates and N-1 first circuit substrates, so that each first circuit substrate is located between two adjacent second circuit substrates, and between two adjacent second circuit substrates There is only one first circuit substrate between them, and the one first copper foil, N second circuit substrates, N-1 first circuit substrates and one second copper foil are pressed together at one time; and the first copper foil The foil is fabricated to form a third conductive circuit layer, and the second copper foil is fabricated to form a fourth conductive circuit layer, thereby obtaining a 4N-layer circuit board.

一种多层电路板,采用所述的多层电路板制作方法制作形成。A multilayer circuit board is manufactured by the method for manufacturing the multilayer circuit board.

与现有技术相比,本技术方案提供的多层电路板制作方法,同时制作多个电路基板,然后通过贴合的方式在部分电路基板的表面形成胶片,并在胶片内形成通孔并形成有导电材料。这样,根据需要,堆叠贴合有胶片和导电材料的电路基板和未贴合有胶片的电路基板,从而通过一次压合便可得到多层电路板。由于多个电路基板可以同时进行制作,从而可以缩短电路板制作的时间。由于各电路基板分别单独制作,相比于现有技术中逐层叠加的方式,能够降低电路板制作的不良率。Compared with the prior art, the multi-layer circuit board manufacturing method provided by this technical solution simultaneously manufactures multiple circuit substrates, and then forms films on the surface of some circuit substrates by laminating, and forms through holes in the films and forms There are conductive materials. In this way, the circuit substrate with the film and the conductive material bonded and the circuit substrate without the film bonded are stacked as needed, so that a multilayer circuit board can be obtained by one-time lamination. Since a plurality of circuit boards can be manufactured at the same time, the time for making the circuit board can be shortened. Since each circuit substrate is manufactured separately, compared with the layer-by-layer stacking method in the prior art, the defective rate of circuit board manufacturing can be reduced.

附图说明Description of drawings

图1是本技术方案实施例提供的铜箔基板的剖面示意图。Fig. 1 is a schematic cross-sectional view of a copper foil substrate provided by an embodiment of the technical solution.

图2是本技术方案实施例提供的铜箔基板制作形成第一电路基板后的剖面示意图。Fig. 2 is a schematic cross-sectional view of the copper foil substrate provided by the embodiment of the technical solution after the first circuit substrate is formed.

图3是图2中的第一电路基板两相对表面贴合有第一胶片和第二胶片后的剖面示意图。FIG. 3 is a schematic cross-sectional view of two opposite surfaces of the first circuit substrate in FIG. 2 after a first film and a second film are bonded.

图4是图3中的第一胶片内形成第一通孔,第二胶片内形成第二通孔后的剖面示意图。FIG. 4 is a schematic cross-sectional view of the first through hole formed in the first film and the second through hole formed in the second film in FIG. 3 .

图5是图4中的第一通孔内形成第一导电材料,第二通孔内形成第二导电材料后得到的第二电路基板剖面示意图。5 is a schematic cross-sectional view of the second circuit substrate obtained after the first conductive material is formed in the first through hole and the second conductive material is formed in the second through hole in FIG. 4 .

图6是堆叠的第一铜箔、第二电路基板、第一电路基板、第二电路基板及第二铜箔的剖面示意图。6 is a schematic cross-sectional view of the stacked first copper foil, the second circuit substrate, the first circuit substrate, the second circuit substrate and the second copper foil.

图7是在图6的第一铜箔内形成第三导电线路层并在第二铜箔内形成第四导电线路层后的剖面示意图。FIG. 7 is a schematic cross-sectional view after forming a third conductive circuit layer in the first copper foil of FIG. 6 and forming a fourth conductive circuit layer in the second copper foil.

图8是图7的第三导电线路层上形成第一防焊层,在第四导电线路层上形成第二防焊层后的剖面示意图。8 is a schematic cross-sectional view of the first solder resist layer formed on the third conductive circuit layer and the second solder resist layer formed on the fourth conductive circuit layer in FIG. 7 .

图9是本技术方法的提供的堆叠第一电路基板、第二电路基板及第一电路基板得到六层电路板的剖面示意图。9 is a schematic cross-sectional view of a six-layer circuit board obtained by stacking the first circuit substrate, the second circuit substrate and the first circuit substrate according to the technical method.

主要元件符号说明Description of main component symbols

第一电路基板10first circuit substrate 10

第二电路基板20Second circuit substrate 20

第一胶片40First Film 40

第一通孔41first through hole 41

第一导电材料42first conductive material 42

第二胶片50Second Film 50

第二通孔51Second through hole 51

第二导电材料52Second conductive material 52

第一铜箔60The first copper foil 60

第三导电线路层61The third conductive circuit layer 61

第一防焊层62First solder mask 62

第二铜箔70Second copper foil 70

第四导电线路层71The fourth conductive circuit layer 71

第二防焊层72Second solder mask layer 72

电路板100、200Circuit board 100, 200

铜箔基板110Copper foil substrate 110

第一铜箔层111The first copper foil layer 111

绝缘层112insulating layer 112

第二铜箔层113The second copper foil layer 113

导电孔114Conductive hole 114

第一导电线路层115The first conductive circuit layer 115

第二导电线路层116The second conductive circuit layer 116

如下具体实施方式将结合上述附图进一步说明本发明。The following specific embodiments will further illustrate the present invention in conjunction with the above-mentioned drawings.

具体实施方式detailed description

下面以制作八层电路板为例,来说明本技术方案实施例提供的电路板的制作方法,所述的电路板的制作方法包括如下步骤:Taking the manufacture of an eight-layer circuit board as an example below, the method for manufacturing the circuit board provided by the embodiment of the technical solution is described. The method for manufacturing the circuit board includes the following steps:

第一步,请参阅图1,提供三个双面的铜箔基板110。In the first step, referring to FIG. 1 , three double-sided copper foil substrates 110 are provided.

双面的铜箔基板110包括依次堆叠的第一铜箔层111、绝缘层112及第二铜箔层113。铜箔基板110可以为软性的铜箔基板,也可以为硬性的铜箔基板。The double-sided copper foil substrate 110 includes a first copper foil layer 111 , an insulating layer 112 and a second copper foil layer 113 stacked in sequence. The copper foil substrate 110 may be a flexible copper foil substrate or a rigid copper foil substrate.

第二步,请参阅图2,在每个铜箔基板110内形成导电孔114,并将第一铜箔层111制作形成第一导电线路层115,将第二铜箔层113制作形成第二导电线路层116,第一导电线路层115和第二导电线路层116通过导电孔114相互电导通,从而得到三个第一电路基板10。The second step, referring to Fig. 2, forms conductive holes 114 in each copper foil substrate 110, and makes the first copper foil layer 111 to form the first conductive circuit layer 115, and makes the second copper foil layer 113 to form the second The conductive circuit layer 116 , the first conductive circuit layer 115 and the second conductive circuit layer 116 are electrically connected to each other through the conductive hole 114 , thereby obtaining three first circuit substrates 10 .

导电孔114的形成可以采用如下方法:首先,采用激光烧蚀的方式在每个铜箔基板110的第一铜箔层111和绝缘层112内形成通孔。然后,采用电镀的方式在所述通孔的内部电镀金属,从而得到导电孔114。优选地,在进行电镀时,电镀的金属将所述通孔完全填充。The conductive hole 114 can be formed by the following method: First, a through hole is formed in the first copper foil layer 111 and the insulating layer 112 of each copper foil substrate 110 by laser ablation. Then, metal is electroplated inside the through hole by means of electroplating, so as to obtain the conductive hole 114 . Preferably, when electroplating is performed, the metal plated completely fills the vias.

第一导电线路层115和第二导电线路层116通过影像转移工艺及蚀刻工艺形成。The first conductive circuit layer 115 and the second conductive circuit layer 116 are formed by an image transfer process and an etching process.

本实施例中,三个第一电路基板10中的第一导电线路层115和第二导电线路层116根据实际要制得的电路板进行设定,各第一电路基板10中的第一导电线路层115和第二导电线路层116设置可以相同,也可以不同。In this embodiment, the first conductive circuit layer 115 and the second conductive circuit layer 116 in the three first circuit substrates 10 are set according to the actual circuit board to be manufactured, and the first conductive circuit layer 116 in each first circuit substrate 10 The arrangement of the circuit layer 115 and the second conductive circuit layer 116 may be the same or different.

第三步,请参阅图3至图5,在其中两个第一电路基板10的第一导电线路层115上贴合第一胶片40,在第二导电线路层116上贴合第二胶片50。在第一胶片40内形成第一通孔41,部分第一导电线路层115从第一通孔41底部露出,在第二胶片50内形成第二通孔51,部分第二导电线路层116从第二通孔51底部露出。在第一通孔41内形成第一导电材料42,在第二通孔51内形成第二导电材料52,从而第一导电材料42、第一导电线路层115、导电孔114、第二导电线路层116及第二导电材料52相互电导通,得到第二电路基板20。The third step, please refer to Fig. 3 to Fig. 5, stick the first film 40 on the first conductive circuit layer 115 of the two first circuit substrates 10, and stick the second film 50 on the second conductive circuit layer 116 . A first through hole 41 is formed in the first film 40, part of the first conductive circuit layer 115 is exposed from the bottom of the first through hole 41, a second through hole 51 is formed in the second film 50, and part of the second conductive circuit layer 116 is exposed from the bottom of the first through hole 41. The bottom of the second through hole 51 is exposed. The first conductive material 42 is formed in the first through hole 41, and the second conductive material 52 is formed in the second through hole 51, so that the first conductive material 42, the first conductive circuit layer 115, the conductive hole 114, and the second conductive circuit The layer 116 and the second conductive material 52 are electrically connected to each other to obtain the second circuit substrate 20 .

本实施例中,第一胶片40和第二胶片50均为半固化胶片。第一胶片40和第二胶片50的固化温度应大于150摄氏度。In this embodiment, both the first film 40 and the second film 50 are prepreg films. The curing temperature of the first film 40 and the second film 50 should be greater than 150 degrees Celsius.

本实施例中,第一通孔41和第二通孔51均采用激光烧蚀的方式形成。第一通孔41仅贯穿第一胶片40,第二通孔51仅贯穿第二胶片50。In this embodiment, both the first through hole 41 and the second through hole 51 are formed by laser ablation. The first through hole 41 only penetrates the first film 40 , and the second through hole 51 only penetrates the second film 50 .

本实施例中,采用印刷金属导电膏的方式在第一通孔41内形成第一导电材料42,在第二通孔51内形成第二导电材料52。所述金属导电膏可以为含有有机溶剂的银浆。将含有有机溶剂的银浆通过丝网印刷的方式填充于第一通孔41和第二通孔51内,然后对印刷有银浆的第一电路基板10进行烘烤,使得所述有机溶剂挥发,银浆固化,形成第一导电材料42和第二导电材料52。本实施例中,对印刷有银浆的第一电路基板10进行烘烤的温度为90摄氏度至100摄氏度。在此温度下,对第一胶片40和第二胶片50的性能不会产生影响。In this embodiment, the first conductive material 42 is formed in the first through hole 41 by printing metal conductive paste, and the second conductive material 52 is formed in the second through hole 51 . The metal conductive paste may be a silver paste containing an organic solvent. Fill the silver paste containing the organic solvent in the first through hole 41 and the second through hole 51 by screen printing, and then bake the first circuit substrate 10 printed with the silver paste to volatilize the organic solvent , the silver paste is solidified to form the first conductive material 42 and the second conductive material 52 . In this embodiment, the temperature for baking the first circuit substrate 10 printed with silver paste is 90 degrees Celsius to 100 degrees Celsius. At this temperature, the properties of the first film 40 and the second film 50 will not be affected.

第四步,请参阅图6,提供第一铜箔60和第二铜箔70,依次堆叠并一次压合第一铜箔60、一个第二电路基板20、第一电路基板10、另一个第二电路基板20及所述第二铜箔70成为一个整体。The fourth step, please refer to FIG. 6 , provides the first copper foil 60 and the second copper foil 70, and stacks and presses the first copper foil 60, a second circuit substrate 20, the first circuit substrate 10, and another first copper foil in sequence. The second circuit substrate 20 and the second copper foil 70 are integrated.

在堆叠第一铜箔60、第二电路基板20、第一电路基板10、第二电路基板20及第二铜箔70时,应保证第二电路基板20、第一电路基板10、第二电路基板20之间的精准对位。在实际操作时,在进行堆叠的过程中,可以将第二电路基板20、第一电路基板10、第二电路基板20中分别设置对位孔,采用具有与对位孔祥对应的定位销的治具进行对位。When stacking the first copper foil 60, the second circuit substrate 20, the first circuit substrate 10, the second circuit substrate 20, and the second copper foil 70, it should be ensured that the second circuit substrate 20, the first circuit substrate 10, and the second circuit Precise alignment between the substrates 20. In actual operation, in the process of stacking, alignment holes can be respectively provided in the second circuit substrate 20, the first circuit substrate 10, and the second circuit substrate 20. The fixture is aligned.

本实施例中,由于第二电路基板20的相对两个表面分别具有第一胶片40和第二胶片50,在压合过程中,第一胶片40和第二胶片50固化,并粘结与其相邻的铜箔或者第一电路基板10,从而在一次压合过程中,即可使得第一铜箔60、第二电路基板20、第一电路基板10、第二电路基板20及第二铜箔70成为一个整体。另外,在本实施例中,各个电路基板10、20中的导电孔114、41、51依次对齐导通,构成一个导通孔的效果。在其他实施例中,各个电路基板10、20中的导电孔114、41、51可以互相不对齐,仅需能使得各个电路基板10、20之间实现相互导通即可。In this embodiment, since the opposite two surfaces of the second circuit substrate 20 have the first film 40 and the second film 50 respectively, during the pressing process, the first film 40 and the second film 50 are solidified and bonded to them. Adjacent copper foil or first circuit substrate 10, so that in one pressing process, the first copper foil 60, the second circuit substrate 20, the first circuit substrate 10, the second circuit substrate 20 and the second copper foil 70 into a whole. In addition, in this embodiment, the conductive holes 114 , 41 , 51 in the respective circuit boards 10 , 20 are sequentially aligned and conducted, forming the effect of a conductive hole. In other embodiments, the conductive holes 114 , 41 , 51 in the respective circuit substrates 10 , 20 may not be aligned with each other, and it is only necessary to enable mutual conduction between the respective circuit substrates 10 , 20 .

第五步,请参阅图7,将第一铜箔60制作形成第三导电线路层61,将第二铜箔制作形成第四导电线路层71。The fifth step, please refer to FIG. 7 , is to fabricate the first copper foil 60 to form the third conductive circuit layer 61 , and fabricate the second copper foil to form the fourth conductive circuit layer 71 .

第三导电线路层61和第四导电线路层71可以通过影像转移工艺及蚀刻工艺形成。The third conductive circuit layer 61 and the fourth conductive circuit layer 71 can be formed by an image transfer process and an etching process.

第六步,请参阅图8,在第三导电线路层61的表面形成第一防焊层62,在第四导电线路层71的表面形成第二防焊层72,得到多层电路板100。The sixth step, please refer to FIG. 8 , forms the first solder resist layer 62 on the surface of the third conductive circuit layer 61 , forms the second solder resist layer 72 on the surface of the fourth conductive circuit layer 71 , and obtains the multilayer circuit board 100 .

第一防焊层62和第二防焊层72可以通过印刷防焊油墨的方式形成。第一防焊层62用于保护第三导电线路层61,第二防焊层72用于保护第四导电线路层71。The first solder resist layer 62 and the second solder resist layer 72 can be formed by printing solder resist ink. The first solder resist layer 62 is used to protect the third conductive circuit layer 61 , and the second solder resist layer 72 is used to protect the fourth conductive circuit layer 71 .

可以理解的是,本技术方案提供的电路板的制作方法也可以应用于其他层数的电路板的制作。请参阅图9,当制作六层电路板时,可以不需要第一铜箔60和第二铜箔70,直接在两个第一电路基板10之间设置一个第二电路基板20,经过一次性压合后得到六层的电路板200。It can be understood that the method for manufacturing a circuit board provided by the technical solution can also be applied to the manufacture of circuit boards with other layers. Please refer to Fig. 9, when making a six-layer circuit board, the first copper foil 60 and the second copper foil 70 may not be needed, and a second circuit substrate 20 is directly arranged between the two first circuit substrates 10, after a one-time After lamination, a six-layer circuit board 200 is obtained.

当用于制作更多层的电路板时,如十二层电路板时,可以在第一铜箔60和第二铜箔70之间依次设置第二电路基板20、第一电路基板10、第二电路基板20、第一电路基板10及第二电路基板20。可以理解的是,在进行压合之后,还包括在压合后从两侧露出的第一电路基板10的导电线路层的表面形成防焊层的步骤。When it is used to make a circuit board with more layers, such as a twelve-layer circuit board, the second circuit substrate 20, the first circuit substrate 10, and the second circuit substrate 20 can be sequentially arranged between the first copper foil 60 and the second copper foil 70 Two circuit substrates 20 , the first circuit substrate 10 and the second circuit substrate 20 . It can be understood that, after the lamination, a step of forming a solder resist layer on the surface of the conductive circuit layer of the first circuit substrate 10 exposed from both sides after the lamination is also included.

由上可以得出,当采用本技术方案提供的电路板制作方法制作4N层电路板(N为大于或者等于2的自然数)时,可以在第一铜箔60和第二铜箔70之间设置N个第二电路基板20及N-1个第一电路基板10,并将第一电路基板10设置于相邻的第二电路基板20之间,经过一次性压合后得到。当采用本技术方案提供的电路板的制作方法制作制作4N+2层电路板(N为大于或者等于1的自然数)时,可以不必需要第一铜箔60和第二铜箔70,只需N+1个第一电路基板10及N个第二电路基板20,并将每个第二电路基板20设置于相邻的第一电路基板10之间,经过一次性压合后得到。It can be concluded from the above that when using the circuit board manufacturing method provided by this technical solution to make a 4N-layer circuit board (N is a natural number greater than or equal to 2), it can be arranged between the first copper foil 60 and the second copper foil 70. N second circuit substrates 20 and N−1 first circuit substrates 10 are obtained by disposing the first circuit substrates 10 between adjacent second circuit substrates 20 through one-time pressing. When adopting the manufacturing method of the circuit board provided by this technical solution to manufacture and manufacture a 4N+2-layer circuit board (N is a natural number greater than or equal to 1), the first copper foil 60 and the second copper foil 70 can be unnecessary, and only N +1 first circuit substrate 10 and N second circuit substrates 20, and each second circuit substrate 20 is arranged between adjacent first circuit substrates 10, and obtained after one-time pressing.

本技术方案提供的多层电路板制作方法,同时制作多个电路基板,然后通过贴合的方式在部分电路基板的表面形成胶片,并在胶片内形成通孔并形成有导电材料。这样,根据需要,堆叠贴合有胶片和导电材料的电路基板和未贴合有胶片的电路基板,从而通过一次压合便可得到多层电路板。由于多个电路基板可以同时进行制作,从而可以缩短电路板制作的时间。由于各电路基板分别单独制作,相比于现有技术中逐层叠加的方式,能够降低电路板制作的不良率。The multi-layer circuit board manufacturing method provided by the technical solution simultaneously manufactures a plurality of circuit substrates, and then forms a film on the surface of some circuit substrates by laminating, and forms a through hole and a conductive material in the film. In this way, the circuit substrate with the film and the conductive material bonded and the circuit substrate without the film bonded are stacked as needed, so that a multilayer circuit board can be obtained by one-time lamination. Since a plurality of circuit boards can be manufactured at the same time, the time for making the circuit board can be shortened. Since each circuit substrate is manufactured separately, compared with the layer-by-layer stacking method in the prior art, the defective rate of circuit board manufacturing can be reduced.

可以理解的是,对于本领域的普通技术人员来说,可以根据本发明的技术构思做出其它各种相应的改变与变形,而所有这些改变与变形都应属于本发明权利要求的保护范围。It can be understood that those skilled in the art can make various other corresponding changes and modifications according to the technical concept of the present invention, and all these changes and modifications should belong to the protection scope of the claims of the present invention.

Claims (11)

1. a manufacture method for multilayer circuit board, including step:
Thering is provided 2N+1 copper clad laminate, each described copper clad laminate to include the first copper foil layer, the first insulating barrier and the second copper foil layer stacked gradually, wherein N is the natural number be more than or equal to 1; The mode adopting laser ablation forms through hole in first copper foil layer and insulating barrier of each copper clad laminate, adopts the mode of plating in the internal electroplated metal of described through hole, makes the first copper foil layer and the insulating barrier interior formation conductive hole of each copper clad laminate; First copper foil layer of each copper clad laminate is made and forms the first conductive circuit layer, the second copper foil layer is made and forms the second conductive circuit layer, thus 2N+1 copper clad laminate being made 2N+1 the first circuit substrate;
2N+1 the first circuit substrate selects N number of first circuit substrate, fit the first film in the first conductive circuit layer surface in this N number of first circuit substrate, described first film has the first through hole, part the first conductive circuit layer is exposed from the first via bottoms, fit on the second conductive circuit layer surface of this N number of first circuit substrate the second film, described second film has the second through hole, part the second conductive circuit layer is exposed from the second via bottoms, and fill the first conductive material in described first through hole, the second conductive material is filled in described second through hole, described first conductive material and the first conductive circuit layer conduct mutually, described second conductive material and the second conductive circuit layer conduct mutually, thus this N number of first circuit substrate is made N number of second circuit substrate, and
Stacking described N number of second circuit substrate and N+1 the first circuit substrate, make each second circuit substrate between two adjacent the first circuit substrates, and only have a second circuit substrate between adjacent two the first circuit substrates, and N number of second circuit substrate described in one step press and N+1 the first circuit substrate, thus obtaining 4N+2 layer circuit board.
2. the manufacture method of multilayer circuit board as claimed in claim 1, it is characterised in that described first conductive material and the second conductive material are formed each through type metal conductive paste.
3. the manufacture method of multilayer circuit board as claimed in claim 2, it is characterised in that described metallic conduction cream is the silver slurry containing organic solvent, forms described first conductive material and the second conductive material includes step:
The described silver slurry containing organic solvent of printing in the first through hole and in the second through hole; And
N number of first circuit substrate printed after silver-colored slurry is toasted so that the organic solvent volatilization in silver slurry is thus solidifying silver slurry.
4. the manufacture method of multilayer circuit board as claimed in claim 1, it is characterized in that, before forming the first conductive circuit layer and the second conductive circuit layer, being additionally included in the first copper foil layer and the interior step forming conductive hole of insulating barrier of copper clad laminate, described first conductive circuit layer and the second conductive circuit layer are conducted mutually by described conductive hole; In 4N+2 layer circuit board, conductive hole, the first through hole and the second through hole are mutually aligned.
5. the manufacture method of multilayer circuit board as claimed in claim 1, it is characterized in that, described first through hole is formed by the mode of laser ablation after the first film fits in the first conductive circuit layer, and described second through hole is formed by the mode of laser ablation after the second film fits in the second conductive circuit layer.
6. a manufacture method for multilayer circuit board, including step:
Thering is provided 2N-1 copper clad laminate, each described copper clad laminate to include the first copper foil layer, the first insulating barrier and the second copper foil layer stacked gradually, wherein N is the natural number be more than or equal to 2; The mode adopting laser ablation forms through hole in first copper foil layer and insulating barrier of each copper clad laminate, adopts the mode of plating in the internal electroplated metal of described through hole, makes the first copper foil layer and the insulating barrier interior formation conductive hole of each copper clad laminate; First copper foil layer of each copper clad laminate is made and forms the first conductive circuit layer, the second copper foil layer is made and forms the second conductive circuit layer, thus 2N-1 copper clad laminate being made 2N-1 the first circuit substrate;
2N-1 the first circuit substrate selects N number of first circuit substrate, fit the first film in the first conductive circuit layer surface in this N number of first circuit substrate, described first film has the first through hole, part the first conductive circuit layer is exposed from the first via bottoms, fit on the second conductive circuit layer surface of this N number of first circuit substrate the second film, described second film has the second through hole, part the second conductive circuit layer is exposed from the second via bottoms, and fill the first conductive material in described first through hole, the second conductive material is filled in described second through hole, described first conductive material and the first conductive circuit layer conduct mutually, described second conductive material and the second conductive circuit layer conduct mutually, thus this N number of first circuit substrate is made N number of second circuit substrate,
One the first Copper Foil and second Copper Foil are provided, stacking described N number of second circuit substrate and N-1 the first circuit substrate between the first Copper Foil and the second Copper Foil, make each first circuit substrate between two adjacent second circuit substrates, and between adjacent two second circuit substrates, only have first circuit substrate, and one step press one the first Copper Foil, N number of second circuit substrate, N-1 the first circuit substrate and second Copper Foil;
Described first Copper Foil is made and forms the 3rd conductive circuit layer, described second Copper Foil is made and forms the 4th conductive circuit layer, thus obtaining 4N layer circuit board.
7. the manufacture method of multilayer circuit board as claimed in claim 6, it is characterised in that described first conductive material and the second conductive material are formed each through type metal conductive paste.
8. the manufacture method of multilayer circuit board as claimed in claim 6, it is characterised in that described metallic conduction cream is the silver slurry containing organic solvent, forms described first conductive material and the second conductive material includes step:
The described silver slurry containing organic solvent of printing in the first through hole and in the second through hole; And
N-1 after having printed silver-colored slurry the first circuit substrate is toasted so that the organic solvent volatilization in silver slurry is thus solidifying silver slurry.
9. the manufacture method of multilayer circuit board as claimed in claim 6, it is characterized in that, before forming the first conductive circuit layer and the second conductive circuit layer, being additionally included in the first copper foil layer and the interior step forming conductive hole of insulating barrier of copper clad laminate, described first conductive circuit layer and the second conductive circuit layer are conducted mutually by described conductive hole; In 4N layer circuit board, conductive hole, the first through hole and the second through hole are mutually aligned.
10. the manufacture method of multilayer circuit board as claimed in claim 6, it is characterized in that, described first through hole is formed by the mode of laser ablation after the first film fits in the first conductive circuit layer, and described second through hole is formed by the mode of laser ablation after the second film fits in the second conductive circuit layer.
11. a multilayer circuit board, it is characterised in that described multilayer circuit board adopts the manufacture method of the multilayer circuit board as according to any one of claim 1 to 10 to make.
CN201210127848.1A 2012-04-27 2012-04-27 Multilayer circuit board and preparation method thereof Active CN103379750B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201210127848.1A CN103379750B (en) 2012-04-27 2012-04-27 Multilayer circuit board and preparation method thereof
TW101117071A TWI498067B (en) 2012-04-27 2012-05-14 Multilayer circuit board and method for manufacturing same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210127848.1A CN103379750B (en) 2012-04-27 2012-04-27 Multilayer circuit board and preparation method thereof

Publications (2)

Publication Number Publication Date
CN103379750A CN103379750A (en) 2013-10-30
CN103379750B true CN103379750B (en) 2016-06-01

Family

ID=49464147

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210127848.1A Active CN103379750B (en) 2012-04-27 2012-04-27 Multilayer circuit board and preparation method thereof

Country Status (2)

Country Link
CN (1) CN103379750B (en)
TW (1) TWI498067B (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106550530A (en) * 2015-09-17 2017-03-29 富葵精密组件(深圳)有限公司 Circuit board and preparation method thereof
CN108040428B (en) * 2017-12-12 2020-04-24 惠州市金百泽电路科技有限公司 Manufacturing method of high-order HDI (high Density interconnection) laminated hole rigid-flex circuit board
CN112449514B (en) * 2019-08-31 2022-12-20 鹏鼎控股(深圳)股份有限公司 Multilayer circuit board and manufacturing method thereof
CN111669906B (en) * 2020-05-27 2022-06-24 上海美维电子有限公司 Method for manufacturing multilayer circuit board
CN111698847B (en) * 2020-06-29 2022-07-29 四川海英电子科技有限公司 Method for accurately positioning layers of high-frequency circuit board
CN112543550A (en) * 2020-11-17 2021-03-23 惠州市特创电子科技股份有限公司 Multilayer circuit board, board body and processing method thereof
CN112911830A (en) * 2020-12-17 2021-06-04 江门崇达电路技术有限公司 Method for manufacturing any-layer high-density interconnection flexible printed circuit board
CN114786367A (en) * 2021-01-22 2022-07-22 宏恒胜电子科技(淮安)有限公司 High-density interconnection circuit board and preparation method thereof
CN113905511B (en) * 2021-10-12 2024-11-12 深圳市静宇鑫照明科技有限公司 Mixed conductive material circuit board and soldering conduction method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI267232B (en) * 2005-09-19 2006-11-21 Nat Huwei Institue Of Technolo F-shaped microstrip planar antenna layout operated at a band of 5.8 GHz of a radio frequency identification system
TW200930206A (en) * 2007-12-31 2009-07-01 Foxconn Advanced Tech Inc Printed circuit board and method for manufacturing the same

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW566069B (en) * 2003-04-04 2003-12-11 Via Tech Inc Method of fabricating multi-layer printed circuit board
JP2005051075A (en) * 2003-07-29 2005-02-24 Matsushita Electric Ind Co Ltd Multilayer circuit board and manufacturing method thereof
JP5014878B2 (en) * 2007-05-18 2012-08-29 日本メクトロン株式会社 Multilayer printed wiring board manufacturing method and wiring board
CN101472404B (en) * 2007-12-25 2011-12-07 富葵精密组件(深圳)有限公司 Multi-layer circuit board and manufacturing method thereof
JP5406065B2 (en) * 2010-02-03 2014-02-05 日本メクトロン株式会社 Multilayer printed wiring board manufacturing method, substrate holder, and shielding plate

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI267232B (en) * 2005-09-19 2006-11-21 Nat Huwei Institue Of Technolo F-shaped microstrip planar antenna layout operated at a band of 5.8 GHz of a radio frequency identification system
TW200930206A (en) * 2007-12-31 2009-07-01 Foxconn Advanced Tech Inc Printed circuit board and method for manufacturing the same

Also Published As

Publication number Publication date
TW201345354A (en) 2013-11-01
TWI498067B (en) 2015-08-21
CN103379750A (en) 2013-10-30

Similar Documents

Publication Publication Date Title
CN103379750B (en) Multilayer circuit board and preparation method thereof
TWI466607B (en) Printed circuit board having buried component and method for manufacturing same
CN103582320B (en) Multilayer circuit board and manufacturing method thereof
TWI466606B (en) Printed circuit board having buried component and method for manufacturing same
CN103517583B (en) Multilayer circuit board and preparation method thereof
CN103379751A (en) Manufacturing method of combined printed-circuit board, printed-circuit board and manufacturing method thereof
CN103582322B (en) Multilayer circuit board and preparation method thereof
CN103517584A (en) Manufacturing method of multilayer circuit board
TW201501600A (en) Printed circuit board and method for manufacturing same
CN103889165B (en) Circuit board with embedded element and preparation method thereof
CN103635007A (en) Rigid-flexible circuit substrate, rigid-flexible circuit board and manufacturing method thereof
CN103906376A (en) Flexible circuit board and manufacturing method thereof
CN103582321B (en) Multilayer circuit board and preparation method thereof
JPWO2010061752A1 (en) Wiring board and manufacturing method thereof
TWI519225B (en) Manufacturing method of multilayer flexible circuit structure
US10462911B2 (en) High-current transmitting method utilizing printed circuit board
TWI477214B (en) Printed circuit board having buried component and method for manufacturing same
KR101097504B1 (en) Manufacturing method of multilayer printed circuit board
CN104185372B (en) A double-sided circuit board and its manufacturing method, multi-layer circuit board and its manufacturing method
JP2015046498A (en) Multilayer printed board and method of manufacturing the same
US9699902B1 (en) Printed circuit board made through sintering copper nano-particles
JP6001475B2 (en) Wiring board
TW201547342A (en) Manufacturing method of multilayer flexible circuit structure
JP2014168005A (en) Wiring board
CN105307424A (en) Method for making multi-layer flexible circuit structure

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20170302

Address after: 518103 Guangdong city of Shenzhen province Baoan District Songgang streets Yan Chuanyan Luzhen Luo Ding Technology Park plant A1 building to building A3

Patentee after: Fuku Precision Components (Shenzhen) Co., Ltd.

Patentee after: Peng Ding Polytron Technologies Inc

Address before: 518103 Shenzhen Province, Baoan District Town, Fuyong Tong tail Industrial Zone, factory building, building 5, floor, 1

Patentee before: Fuku Precision Components (Shenzhen) Co., Ltd.

Patentee before: Zhending Technology Co., Ltd.

CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: Guangdong city of Shenzhen province Baoan District Songgang street Chuanyan Luo Lu Yan

Co-patentee after: Peng Ding Polytron Technologies Inc

Patentee after: Peng Ding Holdings (Shenzhen) Limited by Share Ltd

Address before: 518000 Guangdong city of Shenzhen province Baoan District Songgang streets Yan Chuanyan Luzhen Luo Ding Technology Park plant A1 building to building A3

Co-patentee before: Peng Ding Polytron Technologies Inc

Patentee before: Fuku Precision Components (Shenzhen) Co., Ltd.