CN103367224A - Method for forming groove in substrate - Google Patents
Method for forming groove in substrate Download PDFInfo
- Publication number
- CN103367224A CN103367224A CN2012100930603A CN201210093060A CN103367224A CN 103367224 A CN103367224 A CN 103367224A CN 2012100930603 A CN2012100930603 A CN 2012100930603A CN 201210093060 A CN201210093060 A CN 201210093060A CN 103367224 A CN103367224 A CN 103367224A
- Authority
- CN
- China
- Prior art keywords
- mask layer
- substrate
- groove
- patterned mask
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 121
- 238000000034 method Methods 0.000 title claims abstract description 99
- 239000000463 material Substances 0.000 claims abstract description 66
- 238000005530 etching Methods 0.000 claims abstract description 40
- 238000004519 manufacturing process Methods 0.000 abstract description 7
- 238000000059 patterning Methods 0.000 abstract 2
- 239000010410 layer Substances 0.000 description 220
- 239000000126 substance Substances 0.000 description 25
- 238000010586 diagram Methods 0.000 description 11
- 239000004065 semiconductor Substances 0.000 description 10
- 229910052581 Si3N4 Inorganic materials 0.000 description 9
- 238000001312 dry etching Methods 0.000 description 9
- 239000010408 film Substances 0.000 description 9
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 239000005380 borophosphosilicate glass Substances 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 5
- 229910010271 silicon carbide Inorganic materials 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 125000006850 spacer group Chemical group 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000005368 silicate glass Substances 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 239000005350 fused silica glass Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000002052 molecular layer Substances 0.000 description 2
- 229920000620 organic polymer Polymers 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- OYLRFHLPEAGKJU-UHFFFAOYSA-N phosphane silicic acid Chemical compound P.[Si](O)(O)(O)O OYLRFHLPEAGKJU-UHFFFAOYSA-N 0.000 description 1
- 239000005360 phosphosilicate glass Substances 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Landscapes
- Element Separation (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
技术领域 technical field
本发明涉及一种在基板中形成沟槽的方法,特别来说,是涉及一种在基板中形成极窄沟槽的方法。The present invention relates to a method of forming a trench in a substrate, in particular, to a method of forming an extremely narrow trench in a substrate.
背景技术 Background technique
在半导体制作工艺上,为了将集成电路(integrated circuits)的图案顺利地转移到半导体芯片上,必须先将电路图案设计于一光掩模布局图上,之后依据光掩模布局图所输出的光掩模图案(photomask pattern)来制作一光掩模,并且将光掩模上的图案以一定的比例转移到该半导体芯片上,也就是俗称的光刻技术(lithography)。In the semiconductor manufacturing process, in order to smoothly transfer the pattern of integrated circuits (integrated circuits) to the semiconductor chip, the circuit pattern must first be designed on a photomask layout, and then the light output according to the photomask layout A photomask pattern is used to make a photomask, and the pattern on the photomask is transferred to the semiconductor chip in a certain proportion, which is commonly known as lithography.
而随着半导体电路的集成层次的快速增加,目前的光刻技术已经遇到了瓶颈,而无法应付日益缩小的元件尺寸。举例来说,形成金属导线的镶嵌制作工艺须先在硬掩模中形成沟槽图案,然后再将此沟槽图案转印至介电层中,然后在介电层的沟槽中填入金属以形成金属导线。然而受限于目前的半导体技术,现有的光刻技术并无法在掩模层中形成较窄的沟槽图案,故也限制了整体金属化内连线系统的尺寸。With the rapid increase of the integration level of semiconductor circuits, the current photolithography technology has encountered a bottleneck and cannot cope with the ever-shrinking component sizes. For example, the damascene process for forming metal wires must first form trench patterns in the hard mask, then transfer the trench patterns to the dielectric layer, and then fill the trenches in the dielectric layer with metal. to form metal wires. However, limited by the current semiconductor technology, the existing photolithography technology cannot form a narrow trench pattern in the mask layer, which also limits the size of the overall metallization interconnection system.
因此,还需要一种新颖的半导体制作工艺,可以在基板中形成较窄宽度的沟槽。Therefore, there is also a need for a novel semiconductor manufacturing process that can form trenches with narrower widths in the substrate.
发明内容 Contents of the invention
本发明的目的在于提供一种在基板中形成沟槽的方法,能够形成极窄沟槽。It is an object of the present invention to provide a method for forming trenches in a substrate capable of forming extremely narrow trenches.
为达上述目的,根据本发明的一实施方式,本发明所提供的一种在基板中形成沟槽的方法,首先在一基板上形成一第一图案化掩模层,第一图案化掩模层具有一第一沟槽。接着在基板上全面形成一物质层,物质层共形地沿着该第一沟槽形成。然后于物质层上形成一第二图案化掩模层,以填满第一沟槽。接着移除部分的物质层,而保留位于第二图案化掩模层与基板之间的物质层,以形成一第二沟槽。最后,以第一图案化掩模层以及第二图案化掩模层为掩模进行一蚀刻制作工艺。In order to achieve the above object, according to an embodiment of the present invention, a method for forming a groove in a substrate provided by the present invention includes first forming a first patterned mask layer on a substrate, the first patterned mask The layer has a first trench. Then, a material layer is formed on the entire surface of the substrate, and the material layer is conformally formed along the first groove. Then a second patterned mask layer is formed on the material layer to fill up the first trench. Then part of the substance layer is removed, and the substance layer located between the second patterned mask layer and the substrate remains, so as to form a second groove. Finally, an etching process is performed using the first patterned mask layer and the second patterned mask layer as masks.
根据本发明的另一实施方式,本发明所提供的一种在基板中形成沟槽的方法,首先于一基板上形成一第一图案化掩模层,其具有一第一沟槽。接着于第一沟槽的侧壁上形成一物质层。然后形成一第二图案化掩模层,以填满第一沟槽。接着移除基板上的全部的物质层,以形成一第二沟槽。最后,以第一图案化掩模层以及第二图案化掩模层为掩模进行一蚀刻制作工艺。According to another embodiment of the present invention, the present invention provides a method for forming a groove in a substrate. Firstly, a first patterned mask layer is formed on a substrate, which has a first groove. Then a substance layer is formed on the sidewall of the first trench. Then a second patterned mask layer is formed to fill up the first trench. Then all the material layer on the substrate is removed to form a second groove. Finally, an etching process is performed using the first patterned mask layer and the second patterned mask layer as masks.
本发明提出的形成沟槽的方法,其特征是在第一沟槽中共形地形成物质层,然后以第二图案化掩模层填满第一沟槽,最后移除第一沟槽侧壁上的物质层,形成的第二沟槽的宽度大体上会等于物质层的厚度。利用本发明所提供的方法,可以在基板中得到一极窄宽度的沟槽。The method for forming trenches proposed by the present invention is characterized in that a material layer is conformally formed in the first trench, and then the first trench is filled with a second patterned mask layer, and finally the sidewall of the first trench is removed. The upper material layer, the width of the formed second trench is substantially equal to the thickness of the material layer. Utilizing the method provided by the invention, a trench with extremely narrow width can be obtained in the substrate.
附图说明 Description of drawings
图1至图7为本发明一种在基板中形成沟槽的方法的第一实施例的示意图;1 to 7 are schematic diagrams of a first embodiment of a method for forming a trench in a substrate according to the present invention;
图8为本发明一种在基板中形成沟槽的方法的第二实施例的示意图;8 is a schematic diagram of a second embodiment of a method for forming a trench in a substrate according to the present invention;
图9至图10为本发明一种在基板中形成沟槽的方法的第三实施例的示意图;9 to 10 are schematic diagrams of a third embodiment of a method for forming a trench in a substrate according to the present invention;
图11至图12为本发明一种在基板中形成沟槽的方法的又一实施例的示意图;11 to 12 are schematic diagrams of another embodiment of a method for forming a groove in a substrate according to the present invention;
图13至图17为本发明一种在基板中形成沟槽的方法的第四实施例的示意图;13 to 17 are schematic diagrams of a fourth embodiment of a method for forming a trench in a substrate according to the present invention;
图18至图20为本发明一种在基板中形成沟槽的方法的第五实施例的示意图。18 to 20 are schematic diagrams of a fifth embodiment of a method for forming a trench in a substrate according to the present invention.
主要元件符号说明Description of main component symbols
300 基板 310 第二沟槽300
302 第一图案化掩模层 312 第三掩模层302 first patterned
302a 底第一图案化掩模层 312a 底第三掩模层302a bottom first patterned
302b 顶第一图案化掩模层 312b 顶第三掩模层302b top first patterned
304 第一沟槽 313 第三图案化掩模层304
304a 底面 314 第二间隙壁(侧壁子)304a
304b 侧壁 315 线形图案
306 物质层 316 第三沟槽306
308 第二掩模层 318 第四沟槽308 second mask layer 318 fourth groove
309 第二图案化掩模层 320 第五沟槽309 second patterned
具体实施方式 Detailed ways
为使熟悉本发明所属技术领域的一般技术者能更进一步了解本发明,下文特列举本发明的数个较佳实施例,并配合所附附图,详细说明本发明的构成内容及所欲达成的功效。In order to enable those who are familiar with the technical field of the present invention to further understand the present invention, several preferred embodiments of the present invention are listed below, together with the accompanying drawings, the content of the composition of the present invention and the intended achievement are described in detail. effect.
请参考图1至图7,所绘示为本发明一种在基板中形成沟槽的方法的第一实施例的示意图。如图1所示,首先提供一基板300,基板300可以是各种半导体基底,例如是硅基底(silicon substrate)、外延硅基底(epitaxial siliconsubstrate)、硅锗半导体基底(silicon germanium substrate)、碳化硅基底(siliconcarbide substrate)或硅覆绝缘(silicon-on-insulator,SOI)基底,也可以是包含具有非半导体材质的基底,例如是玻璃基底(glass substrate),以在其上形成薄膜晶体管(thin-film-transistor)等显示装置,或是熔融石英块(fused quartz),以在其上形成光掩模。在本发明另一实施例中,基底300可以包含一层或多层的低介电常数层,以在其上形成具有双镶嵌(dual damascene)结构的金属内连线系统。举例而言,基板300可以包含不同的掺杂区(doped region)、一层或多层的低介电常数介电层(low-k dielectric layer)或多层金属内连线系统(metalinterconnection system),并具有一个或多个微电子元件设置于其中,例如是互补式金属氧化物半导体(complementary metal oxide semiconductor,CMOS)或是感光晶体管(photo-diode)等。接着,在基板300上形成一第一图案化掩模层302。在本发明的一实施例中,第一图案化掩模层302中具有一第一沟槽304,第一沟槽304具有一底面304a以及一侧壁304b,其中第一沟槽304的底面304a会暴露基板300。第一图案化掩模层302可以包含各种适用作为硬掩模的材质,例如是氮化硅(silicon nitride)、氮氧化硅(silicon oxynitride)、碳化硅(silicon carbide)或是应用材料公司提供的进阶图案化薄膜(advancedpattern film,APF)。而在另一实施例中,第一图案化掩模层304可以包含一多层膜的结构,例如可以是一磷硅玻璃(phosphor-silicate glass,PSG)层加上位于其上的氮化硅层。在另一实施例中,第一图案化掩模层302也可以包含有机聚合物,例如是旋涂式玻璃(spin-on-glass)或SiLKTM聚合物(SiLKTMpolymer)。Please refer to FIG. 1 to FIG. 7 , which are schematic diagrams of a first embodiment of a method for forming a trench in a substrate according to the present invention. As shown in FIG. 1, a
接着如图2所示,在基板300上全面形成一物质层306。其中物质层306会形成在第一图案化掩模层302的顶面上并共形地(conformally)沿着一沟槽304的底面304a以及侧壁304b形成,但并不会填满第一沟槽304。形成物质层306的方法包含化学气相沉积(chemical vapor deposition,CVD)制作工艺,例如原子层沉积(atomic layer deposition,ALD)制作工艺等方式,但并不以此为限。在本发明的一实施例中,物质层306例如是硼磷硅玻璃(boronphosphor-silicate glass,BPSG)或是应用材料公司提供的进阶图案化薄膜(advanced pattern film,APF),且物质层306具有一厚度T大体上介于10纳米至200纳米之间。Next, as shown in FIG. 2 , a
如图3所示,在基板300上全面形成一第二掩模层308,其中第二掩模层308会形成在物质层306上,且会将第一沟槽304填满。第二掩模层308的材质可以和第一图案化掩模层302相同也可以不同,其包含各种适合作为掩模层的材质,例如氮化硅、氮氧化硅、碳化硅或是应用材料公司提供的进阶图案化薄膜,但较佳者必须和物质层306之间具有一蚀刻选择比,也就是对一蚀刻剂具有不同的蚀刻速率。而在本发明另一实施例中,第二掩模层308也可以是多晶硅(poly-silicon)或是有机聚合物例如是旋涂式玻璃(spin-on-glass)或光致抗蚀剂层。As shown in FIG. 3 , a
如图4所示,进行一平坦化制作工艺,例如是一回蚀刻制作工艺、一化学机械研磨(chemical mechanical polish,CMP)制作工艺、或是两者的组合,以移除第一沟槽304以外的第二掩模层308,仅保留第一沟槽304内的第二掩模层308,以形成第二图案化掩模层309。平坦化制作工艺以能暴露出第一图案化掩模层302上的物质层306为原则,较佳者,平坦化制作工艺会进行到第二掩模层308齐平于第一图案化掩模层302上的物质层306。在本发明较佳实施例中,平坦化制作工艺是采用回蚀刻制作工艺,而由于第二掩模层308与物质层306之间有蚀刻选择比,因此在此平坦化制作工艺中物质层306并不会被移除。As shown in FIG. 4 , a planarization process, such as an etch-back process, a chemical mechanical polish (CMP) process, or a combination of both, is performed to remove the
如图5所示,进行一干蚀刻及/或湿蚀刻制作工艺,以移除位于第一沟槽304的侧壁304b以及第一图案化掩模层302上的物质层306,而保留基板300以及第二图案化掩模层309之间的物质层306。在本发明较佳实施例中,是以第一图案化物质层302以及第二图案化物质层309为掩模进行一干蚀刻制作工艺,来移除部分的物质层306,使得残留下来的物质层306能大体上与第二图案化掩模层309于垂直面上切齐。此时,第一图案化掩模层302以及第二图案化掩模层309之间会形成一第二沟槽310,且第二沟槽310的宽度大体上相同于物质层306的厚度T。As shown in FIG. 5, a dry etching and/or wet etching process is performed to remove the
如图6所示,以第一图案化掩模层302以及第二图案化掩模层309为掩模进行一干蚀刻制作工艺,以加深第二沟槽310的深度至基板300中。最后如图7所示,将基板300上的第一图案化掩模层302、第二图案化掩模层309以及物质层306全部移除,如此一来,即可在基板300中形成一第三沟槽316,且第三沟槽316的宽度大体上等于物质层306的厚度T。利用本发明的方法,可在基板300中形成一极窄的第三沟槽316。在一实施例中,若基板300为半导体基板,则本发明的方法可以应用在例如浅沟槽隔离(shallow trenchisolation,STI)、非平面晶体管例如鳍状晶体管(Fin-FET)或多栅极晶体管(multigate FET)等方面;在另一实施例中,若基板300包含低介电常数层,则可以利用第三沟槽316来形成金属内连线系统中例如双镶嵌等制作工艺,但不以上述为限。As shown in FIG. 6 , a dry etching process is performed using the first patterned
请参考图8,所绘示为本发明一种在基板中形成沟槽的方法的第二实施例的示意图。在进行完图5的制作工艺后,如图8所示,还可以更减小第二沟槽310的宽度,例如在第二沟槽310的侧壁上形成一第二间隙壁314,以在第二沟槽310之中形成一第四沟槽318。后续,再进行蚀刻制作工艺以将第四沟槽318的图案转印至基板300中,而形成了更窄的沟槽图案。Please refer to FIG. 8 , which is a schematic diagram of a second embodiment of a method for forming a trench in a substrate according to the present invention. After performing the manufacturing process in FIG. 5, as shown in FIG. A fourth trench 318 is formed in the
请参考图9与图10,所绘示为本发明一种在基板中形成沟槽的方法的第三实施例的示意图。如图9所示,本实施例与第一实施例的区别在于,在形成第一图案化掩模层302之前,还可在基板300上全面形成一第三掩模层312,然后如图10所示,将第二沟槽310的图案转印至第三掩模层312中,以形成第三图案化掩模层313。详细来说,图9是先进行一干蚀刻制作工艺,并以第一图案化掩模层302以及第二图案化掩模层309为掩模,以加深第二沟槽310的深度至第三掩模层312中,以在第三掩模层312中形成一第五沟槽320,然后再去除第一图案化掩模层302、第二图案化掩模层309以及物质层306。最后,以第三图案化掩模层313为掩模进行一蚀刻制作工艺来蚀刻基板300,同样可以得到如图7中基板300具有第三沟槽316的结构。Please refer to FIG. 9 and FIG. 10 , which are schematic diagrams of a third embodiment of a method for forming trenches in a substrate according to the present invention. As shown in FIG. 9, the difference between this embodiment and the first embodiment is that, before forming the first patterned
值得注意的是,第三图案化掩模层313可以包含各种硬掩模材质,例如氮化硅、氮氧化硅、碳化硅或是应用材料公司提供的进阶图案化薄膜。在本发明的一实施例中,第三图案化掩模层313可以和第一图案化掩模层302一样具有多层膜的结构,例如一磷硅玻璃层加上位于其上的氮化硅层。若第三图案化掩模层313为单层膜结构时,较佳者,第三图案化掩模层313与第一图案化掩模层302以及第二图案化掩模层309之间会具有蚀刻选择比,其中第一图案化掩模层302与第二图案化掩模层309的材质可以相同也可以不同。在本发明的一实施例中,第三图案化掩模层313例如是进阶图案化薄膜,第一图案化掩模层302例如是氮化硅层,第二图案化掩模层309例如是光致抗蚀剂层,而物质层306例如是硼磷硅玻璃层。It should be noted that the third
而在本发明另一实施态样中,本实施例也可搭配第二实施例的步骤,如图11所示,利用在第五沟槽320中形成第二间隙壁314的方法,后续可在基板300中形成一更窄沟槽的结构。或者,在本发明另一实施态样中,在图11之后,也可移除第三图案化掩模层313而保留第二间隙壁314,然后再以第二间隙壁314为掩模进行蚀刻制作工艺来移除部分的基底300。如此一来,可在基底300中形成极窄的线形图案(line pattern)315。此线形图案315可应用形成如平面晶体管的栅极,或是非平面晶体管的鳍状结构等制作工艺。In another embodiment of the present invention, this embodiment can also be combined with the steps of the second embodiment. As shown in FIG. A narrower trench structure is formed in the
请参考图13至图17,所绘示为本发明一种在基板中形成沟槽的方法的第四实施例的示意图。第四实施例的特点在于,掩模层是使用多层的态样,可更佳地确保蚀刻制作工艺的准确性。如图13所示,第一图案化掩模层302包含一底第一图案化掩模层302a以及一顶第一图案化掩模层302b;第三掩模层312包含一底第三掩模层312a以及一顶第三掩模层312b。在本发明的一实施例中,底第一图案化掩模层302a以及底第三掩模层312a包含相同材质,例如是氧化硅层;而顶第一图案化掩模层302b以及顶第三掩模层312b包含相同材质,例如是氮化硅;第二掩模层308例如是光致抗蚀剂层或有机分子层;物质层306例如是硼磷硅玻璃层。Please refer to FIG. 13 to FIG. 17 , which are schematic diagrams of a fourth embodiment of a method for forming a trench in a substrate according to the present invention. The characteristic of the fourth embodiment is that the mask layer is multi-layered, which can better ensure the accuracy of the etching process. As shown in Figure 13, the first patterned
接着如图14所示,进行一平坦化制作工艺,例如是回蚀刻制作工艺,以移除第一沟槽304以外的第二掩模层308,仅保留第一沟槽304内的第二掩模层308,以形成第二图案化掩模层309。由于第二掩模层308和物质层306之间具有蚀刻选择比,故蚀刻制作工艺并不会移除物质层306。在一实施例中,若第二掩模层308的材质为光致抗蚀剂层或有机分子层,此回蚀刻可使用包含CHF3/O2的蚀刻气体。Next, as shown in FIG. 14 , a planarization process, such as an etch-back process, is performed to remove the
如图15所示,以顶第一图案化掩模层302b以及第二图案化掩模层309为掩模进行一干蚀刻制作工艺,以移除位于第一沟槽304的侧壁304b以及第一图案化掩模层302上的物质层306,而保留基板300以及第二图案化掩模层309之间的物质层306。在一实施例中,若物质层306的材质为硼磷硅玻璃层,此干蚀刻制作工艺可使用包含CF4/O2或C4F8/O2的气体。As shown in FIG. 15, a dry etching process is performed using the top first patterned
如图16所示,以第二图案化掩模层309为掩模进行一干蚀刻制作工艺,以移除顶第一图案化掩模层302b以及部分的顶第三掩模层312b。由于顶第一图案化掩模层302b以及顶第三掩模层312b采用相同的材质,例如氮化硅,且底第一图案化掩模层302a以及底第三掩模层312a采用相同材质,例如是氧化硅层,且两者之间具有蚀刻选择比,故此蚀刻制作工艺会以底第一图案化掩模层302a以及底第三掩模层312a为蚀刻停止层。在一实施例中,此蚀刻制作工艺可使用包含CF4/O2或C4F8/O2的气体。As shown in FIG. 16 , a dry etching process is performed using the second patterned
如图17所示,以第二图案化掩模层309为掩模进行一蚀刻制作工艺,以移除底第一图案化掩模层302a以及部分的底第三掩模层312a。由于底第一图案化掩模层302a以及底第三掩模层312a采用相同材质,故此蚀刻制作工艺会停在顶第三掩模层312b以及基底300上。在一实施例中,此蚀刻制作工艺可使用包含CH3F/O2或CH2F2/O2的气体。As shown in FIG. 17 , an etching process is performed using the second patterned
最后,以顶第三掩模层312b、第二图案化掩模层309为掩模来蚀刻基底300,同样可以形成如图7的沟槽结构。在本发明的一实施例中,若基底300为硅基底,此蚀刻制作工艺可使用包含Cl2/He、HBr/He或Cl2/HBr/He的气体。本实0施例中,由于使用了多层的掩模层结构,故蚀刻时可以利用不同材质间的蚀刻选择比,并以底第一图案化掩模层302a与底第三掩模层312a为蚀刻停止层,可以增加蚀刻制作工艺的准确性。同样地,第四实施例可搭配前述第二实施例至第三实施例的实施态样,在此不加以赘述。Finally, the
请参考图18至图20,所绘示为本发明一种在基板中形成沟槽的方法的第五实施例的示意图。第五实施例的前面步骤和第一实施例中图1和图2相同,在此不加以赘述。在形成了如图2的物质层306后,接着如图18所示,进行一干蚀刻制作工艺以去除第一图案化掩模层302上以及第一沟槽304的底面304a的物质层306,而仅保留第一沟槽304的侧壁304b的物质层306。Please refer to FIG. 18 to FIG. 20 , which are schematic diagrams of a fifth embodiment of a method for forming a trench in a substrate according to the present invention. The preceding steps of the fifth embodiment are the same as those shown in Fig. 1 and Fig. 2 in the first embodiment, and will not be repeated here. After forming the
接着如图19所示,形成一第二图案化掩模层309以至少填满第一沟槽304。形成第二图案化掩模层309的方法例如先在基板300上全面形成一第二掩模层(图未示),然后再进行一回蚀刻制作工艺或平坦化制作工艺,以在第一沟槽304中形成第二图案化掩模层309,其中第二图案化掩模层309可以等高或略低于第一图案化掩模层302,以能暴露出物质层306顶面为原则。Next, as shown in FIG. 19 , a second patterned
最后如图20所示,去除基板300上全部的物质层306,使得第一图案化掩模层302与第二图案化掩模层309之间形成了第二沟槽310,且第二沟槽310的宽度大体上等于物质层306的厚度T。后续,可依照如第一实施例的步骤,以第一图案化掩模层302与第二图案化掩模层309为掩模进行一干蚀刻制作工艺,以在基板300中形成极窄的第三沟槽316,如图7所示。本实施例也可如第二实施例的步骤,在第二沟槽310中形成间隙壁,以在基板300中形成更窄沟槽的结构。或者,如第三实施例的步骤,在第一图案化掩模层302以及基板300之间先形成一第三掩模层312,然后将第二沟槽310的图案转印至第三掩模层312后,再以第三图案化掩模层313为掩模进行蚀刻制作工艺,而将第三图案化掩模层313的图案转印至基板300中。接下来,又可以如图11与图12的制作工艺,以间隙壁为掩模以在基底300中形成极窄线形图案的结构。Finally, as shown in FIG. 20 , all the
值得注意的是,在本实施例中,第一图案化掩模层302必须和物质层306之间有蚀刻选择比,而第一图案化掩模层302与第二图案化掩模层309的材质可以相同也可以不同。在一实施例中,第三图案化掩模层313例如是进阶图案化薄膜,第一图案化掩模层302例如是氮化硅层,第二图案化掩模层309例如是光致抗蚀剂层,而物质层306例如是硼磷硅玻璃层。It should be noted that in this embodiment, the first patterned
综上所述,本发明提出的形成沟槽的方法,其特征是在第一沟槽中共形地形成物质层,然后以第二图案化掩模层填满第一沟槽,最后移除第一沟槽侧壁上的物质层,形成的第二沟槽的宽度大体上会等于物质层的厚度。利用本发明所提供的方法,可以在基板中得到一极窄宽度的沟槽。In summary, the method for forming trenches proposed by the present invention is characterized in that a material layer is conformally formed in the first trench, and then the first trench is filled with a second patterned mask layer, and finally the first trench is removed. The material layer on the sidewall of the first groove forms a second groove whose width is substantially equal to the thickness of the material layer. Utilizing the method provided by the invention, a trench with extremely narrow width can be obtained in the substrate.
以上所述仅为本发明的较佳实施例,凡依本发明权利要求所做的均等变化与修饰,皆应属本发明的涵盖范围。The above descriptions are only preferred embodiments of the present invention, and all equivalent changes and modifications made according to the claims of the present invention shall fall within the scope of the present invention.
Claims (26)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2012100930603A CN103367224A (en) | 2012-03-31 | 2012-03-31 | Method for forming groove in substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2012100930603A CN103367224A (en) | 2012-03-31 | 2012-03-31 | Method for forming groove in substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
CN103367224A true CN103367224A (en) | 2013-10-23 |
Family
ID=49368296
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2012100930603A Pending CN103367224A (en) | 2012-03-31 | 2012-03-31 | Method for forming groove in substrate |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103367224A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104952923A (en) * | 2014-03-28 | 2015-09-30 | 世界先进积体电路股份有限公司 | Semiconductor device and manufacturing method thereof |
US9978861B2 (en) | 2014-04-09 | 2018-05-22 | Vanguard International Semiconductor Corporation | Semiconductor device having gate in trenches |
CN108257910A (en) * | 2016-12-29 | 2018-07-06 | 联华电子股份有限公司 | Method for manufacturing shallow trench isolation trench |
CN108735585A (en) * | 2017-04-17 | 2018-11-02 | 联华电子股份有限公司 | Method for manufacturing mask pattern |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5254218A (en) * | 1992-04-22 | 1993-10-19 | Micron Technology, Inc. | Masking layer having narrow isolated spacings and the method for forming said masking layer and the method for forming narrow isolated trenches defined by said masking layer |
CN1188327A (en) * | 1996-11-13 | 1998-07-22 | 世界先进积体电路股份有限公司 | Method of Forming Contact Window |
TWI274397B (en) * | 2003-11-20 | 2007-02-21 | Winbond Electronics Corp | Method for forming narrow trench structure and method for forming gate structure with narrow spacing |
CN101427355A (en) * | 2006-04-21 | 2009-05-06 | 国际商业机器公司 | Patterning sub-lithographic features with variable widths |
-
2012
- 2012-03-31 CN CN2012100930603A patent/CN103367224A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5254218A (en) * | 1992-04-22 | 1993-10-19 | Micron Technology, Inc. | Masking layer having narrow isolated spacings and the method for forming said masking layer and the method for forming narrow isolated trenches defined by said masking layer |
CN1188327A (en) * | 1996-11-13 | 1998-07-22 | 世界先进积体电路股份有限公司 | Method of Forming Contact Window |
TWI274397B (en) * | 2003-11-20 | 2007-02-21 | Winbond Electronics Corp | Method for forming narrow trench structure and method for forming gate structure with narrow spacing |
CN101427355A (en) * | 2006-04-21 | 2009-05-06 | 国际商业机器公司 | Patterning sub-lithographic features with variable widths |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104952923A (en) * | 2014-03-28 | 2015-09-30 | 世界先进积体电路股份有限公司 | Semiconductor device and manufacturing method thereof |
US9978861B2 (en) | 2014-04-09 | 2018-05-22 | Vanguard International Semiconductor Corporation | Semiconductor device having gate in trenches |
CN108257910A (en) * | 2016-12-29 | 2018-07-06 | 联华电子股份有限公司 | Method for manufacturing shallow trench isolation trench |
CN108257910B (en) * | 2016-12-29 | 2019-08-06 | 联华电子股份有限公司 | Method for fabricating shallow trench isolation trenches |
CN108735585A (en) * | 2017-04-17 | 2018-11-02 | 联华电子股份有限公司 | Method for manufacturing mask pattern |
CN108735585B (en) * | 2017-04-17 | 2019-06-28 | 联华电子股份有限公司 | Method for manufacturing mask pattern |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11094825B2 (en) | FinFET device with fins of non-uniform width | |
US9214384B2 (en) | Method of forming trench in semiconductor substrate | |
US9406775B1 (en) | Method for creating self-aligned compact contacts in an IC device meeting fabrication spacing constraints | |
CN104347371B (en) | The forming method of semiconductor structure | |
TWI633596B (en) | Method of forming trenches | |
US8932936B2 (en) | Method of forming a FinFET device | |
CN110416067A (en) | Manufacturing method of semiconductor device | |
US8850369B2 (en) | Metal cut process flow | |
CN110459603A (en) | Chamfered alternative gate structure | |
CN103367224A (en) | Method for forming groove in substrate | |
US20090189242A1 (en) | Method for non-selective shallow trench isolation reactive ion etch for patterning hybrid-oriented devices compatible with high-performance highly-integrated logic devices | |
WO2013000197A1 (en) | Semiconductor structure and manufacturing method thereof | |
TWI579899B (en) | A method of making semiconductor device | |
US8435900B2 (en) | Method for manufacturing a transistor | |
CN106856189B (en) | Shallow trench isolation structure and forming method thereof | |
CN111081547B (en) | Semiconductor device and method of forming the same | |
TWI587375B (en) | Method of forming fin structure | |
CN108630549B (en) | Semiconductor device and method of forming the same | |
TWI705526B (en) | Method for producing semiconductor device | |
CN102299095B (en) | Interlayer dielectric layer, semiconductor device with same and manufacturing method | |
TWI523072B (en) | Method of forming trench in substrate | |
CN102938372B (en) | Fin-shaped semiconductor structure manufacturing method | |
CN112117237B (en) | Semiconductor structure and method for forming the same | |
CN108063092B (en) | The forming method of fin field effect pipe | |
KR100707652B1 (en) | Metal wiring formation method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20131023 |