[go: up one dir, main page]

CN103092740A - Method of realizing hardware status indication - Google Patents

Method of realizing hardware status indication Download PDF

Info

Publication number
CN103092740A
CN103092740A CN 201310022875 CN201310022875A CN103092740A CN 103092740 A CN103092740 A CN 103092740A CN 201310022875 CN201310022875 CN 201310022875 CN 201310022875 A CN201310022875 A CN 201310022875A CN 103092740 A CN103092740 A CN 103092740A
Authority
CN
China
Prior art keywords
status
state
indication
register
cpld
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 201310022875
Other languages
Chinese (zh)
Inventor
彭勇
叶丰华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IEIT Systems Co Ltd
Original Assignee
Inspur Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Electronic Information Industry Co Ltd filed Critical Inspur Electronic Information Industry Co Ltd
Priority to CN 201310022875 priority Critical patent/CN103092740A/en
Publication of CN103092740A publication Critical patent/CN103092740A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

本发明提供一种实现硬件状态指示的方法,其结构包括CPLD和七段数码管,其中:CPLD的一端连接主板上的状态指示信号,然后该CPLD完成收集主板上的指示信号,并对收集到的信号进行归类整理,根据优先级和时序关系对相关信号进行编码;七段数码管用于接收相关编码并显示。该一种实现硬件状态指示的方法和现有技术相比,减少电路设计中状态指示电路的开销,减少硬件设计中布局、布线资源的开销,同时也可以减少器件成本。

Figure 201310022875

The present invention provides a kind of method that realizes hardware status indication, and its structure comprises CPLD and seven-segment nixie tube, wherein: one end of CPLD connects the status indication signal on the main board, then this CPLD finishes collecting the indication signal on the main board, and collects The signals are classified and sorted, and the relevant signals are encoded according to the priority and timing relationship; the seven-segment digital tube is used to receive and display the relevant codes. Compared with the prior art, the method for realizing the hardware state indication reduces the overhead of the state indication circuit in the circuit design, reduces the layout and wiring resource overhead in the hardware design, and can also reduce the device cost.

Figure 201310022875

Description

A kind of method that realizes the hardware state indication
Technical field
The present invention relates to state pointing technology field, specifically a kind of method of utilizing seven segment digital tubes to realize the hardware state indication.
Background technology
In the circuit hardware design, we can encounter a lot of states needs indication, such as voltage status, and time sequence status etc.
The indicating means of conventional is all to utilize LED light.This requirement needs corresponding LED light for each state.Along with the development of technology, the hardware system that present computer realm has is more and more huger, and its required instructed voltage, sequential various monitor states are also more and more, and needed LED light also can get more and more.Pilot lamp is shared that area and interconnection resource also can get more and more.This can bring a lot of troubles for compact and extremely multi-mode integrated circuit board design.
Summary of the invention
Technical assignment of the present invention is to solve the deficiencies in the prior art, and a kind of method of utilizing seven segment digital tubes to realize the hardware state indication is provided.
Technical scheme of the present invention realizes in the following manner, a kind of this method that realizes the hardware state indication, and its structure comprises CPLD and seven segment digital tubes, wherein:
The end of CPLD connects the condition indicative signal on mainboard, and then this CPLD completes the indicator signal of collecting on mainboard, and the signal of collecting is carried out classified finishing, according to priority and sequential relationship, coherent signal is encoded;
Seven segment digital tubes is used for receiving correlative coding and shows.
Indicator signal on described mainboard comprises state, the time sequence status of voltage.
Described CPLD comprises four parts: time sequence status register, monitor state register, state encoding device, and seven segment code compiler.
Described time sequence status register and monitor state register are respectively used to record time sequence status and the monitor state of inputting on mainboard, and real-time with related information transmission to the state encoding device; When the value in register changed, it will be by signal notify status scrambler, and then the waiting status scrambler reads related data.
The function of described state encoding device is that the various data that time sequence status register and monitor state register transfer are come are resolved coding: at first, after the signal that receives corresponding registers, scrambler will read the numerical value of corresponding registers, convert thereof into corresponding coding according to the cryptoprinciple that sets in advance, then give the seven segment code compiler according to priority orders.
Described signal refers to control signal trag signal.
The function of described seven segment code compiler is to convert the numerical value that the state encoding device sends to seven segment code, then sends the seven segment digital tubes to the CPLD outside, drives its demonstration.
The information demonstration of described charactron is divided into time sequence status stage and mainboard monitor state.
The time sequence status stage comprises: with serial number form display timing generator running status; Show the problem sequential stage with strobe mode.
Described mainboard monitor state refers to that the operation health status of mainboard various device monitors, and shows in real time for the problem that occurs.
The beneficial effect that the present invention compared with prior art produces is:
A kind of this method that realizes that hardware state is indicated of method that realizes that hardware state is indicated of the present invention utilizes CPLD and seven segment digital tubes to realize the hardware state indication, reduce the expense of condition indication circuit in circuit design, reduce the expense of layout, interconnection resource in hardware design, also can reduce device cost simultaneously.
Description of drawings
Accompanying drawing 1 is hardware block diagram of the present invention.
Accompanying drawing 2 is CPLD inner structure schematic block diagrams of the present invention.
Embodiment
Below in conjunction with accompanying drawing, a kind of method that realizes that hardware state is indicated of the present invention is described in detail below.
The present invention proposes a kind ofly to realize based on CPLD and seven segment digital tubes the method that these states show.This is because all can use the sequential logic control that CPLD does system at present in hardware system.So this method can reduce the expense of layout in hardware design, interconnection resource on the one hand greatly, also can reduce device cost simultaneously.A kind of this method that realizes the hardware state indication, its structure mainly is comprised of a CPLD and a seven segment digital tubes as shown in Figure 1.The end of CPLD is connected with each condition indicative signal on mainboard, receiving status information.CPLD will do respective handling to each status information, and the driving signal that converts thereof into seven segment digital tubes sends seven segment digital tubes, is responsible for demonstration by it.
For the functional block diagram of CPLD internal work as shown in Figure 2, mainly formed by four parts, the time sequence status register, the monitor state register, the state encoding device, and the seven segment code compiler forms.
Time sequence status register and monitor state register are respectively used to record time sequence status and the monitor state of inputting on mainboard, and real-time with related information transmission to the state encoding device.When the value in register changed, it will be by Trag signal notify status scrambler, and then the waiting status scrambler reads related data.
The function of state encoding device is that the various data that time sequence status register and monitor state register transfer are come are resolved coding.At first, after the Trag signal that receives corresponding registers, scrambler will read the numerical value of corresponding registers, convert thereof into corresponding coding according to the cryptoprinciple that sets in advance.Then give the seven segment code compiler according to priority orders.
The function of seven segment code compiler is to convert the numerical value that the state encoding device sends to seven segment code, then sends the seven segment digital tubes to the CPLD outside, drives its demonstration.
Information demonstration for seven segment digital tubes is divided into time sequence status stage and mainboard monitor state.
Time sequence status stage major function: 1, with serial number form display timing generator running status.2, show the problem sequential stage with strobe mode.
The mainboard monitor state is mainly that the operation health status of mainboard various device is monitored.Show in real time for the problem that occurs.
Except the described technical characterictic of instructions, be the known technology of those skilled in the art.

Claims (10)

1.一种实现硬件状态指示的方法,其特征在于:其结构包括CPLD和七段数码管,其中: 1. A method for realizing hardware state indication, is characterized in that: its structure comprises CPLD and seven segment digital tubes, wherein: CPLD的一端连接主板上的状态指示信号,然后该CPLD完成收集主板上的指示信号,并对收集到的信号进行归类整理,根据优先级和时序关系对相关信号进行编码; One end of the CPLD is connected to the status indication signal on the main board, and then the CPLD completes the collection of the indication signals on the main board, sorts the collected signals, and encodes the relevant signals according to the priority and timing relationship; 七段数码管用于接收相关编码并显示。 Seven-segment digital tubes are used to receive relevant codes and display them. 2.根据权利要求1所述的一种实现硬件状态指示的方法,其特征在于:所述主板上的指示信号包括电压的状态、时序状态。 2. A method for realizing hardware state indication according to claim 1, characterized in that: the indication signal on the main board includes voltage state and timing state. 3.根据权利要求1所述的一种实现硬件状态指示的方法,其特征在于:所述CPLD包括四个部分:时序状态寄存器,监控状态寄存器,状态编码器和七段码编译器。 3. a kind of method for realizing hardware status indication according to claim 1 is characterized in that: described CPLD comprises four parts: sequential status register, monitoring status register, status encoder and seven-segment code compiler. 4.根据权利要求3所述的一种实现硬件状态指示的方法,其特征在于:所述时序状态寄存器和监控状态寄存器分别用于记录主板上输入的时序状态和监控状态,并实时的将相关信息传输给状态编码器;当寄存器内的值发生变化时,它将通过信号通知状态编码器,然后等待状态编码器读取相关数据。 4. a kind of method that realizes hardware status instruction according to claim 3, it is characterized in that: described timing status register and monitoring status register are respectively used for recording the timing status and monitoring status of input on the main board, and real-time correlate The information is transmitted to the status encoder; when the value in the register changes, it will signal the status encoder and then wait for the status encoder to read the relevant data. 5.根据权利要求4中任一所述的一种实现硬件状态指示的方法,其特征在于:所述状态编码器的功能是将时序状态寄存器和监控状态寄存器传送过来的各种数据进行解析编码:首先,当接收到相应寄存器的信号后,编码器将读取相应寄存器的数值,根据预先设置的编码原则将其转换成对应编码,然后根据优先级顺序送给七段码编译器。 5. according to a kind of method described in any one of claim 4 to realize the hardware state indication, it is characterized in that: the function of described state coder is that the various data that sequence state register and monitoring state register transmit come over carry out analytical coding : First, after receiving the signal of the corresponding register, the encoder will read the value of the corresponding register, convert it into the corresponding code according to the preset coding principle, and then send it to the seven-segment code compiler according to the priority order. 6.根据权利要求4或5所述的一种实现硬件状态指示的方法,其特征在于:所述信号是指控制信号trag信号。 6. A method for realizing hardware state indication according to claim 4 or 5, characterized in that: said signal is a control signal trag signal. 7.根据权利要求1所述的一种实现硬件状态指示的方法,其特征在于:所述七段码编译器是将状态编码器传送过来的数值转换成七段码,然后送出给CPLD外面的七段数码管,驱动其显示。 7. A kind of method for realizing hardware state indication according to claim 1, is characterized in that: described seven-segment code compiler is to convert the numerical value that state coder transmits over into seven-segment code, then sends out to CPLD outside The seven-segment digital tube drives its display. 8.根据权利要求7所述的一种实现硬件状态指示的方法,其特征在于:所述数码管的信息显示分为时序状态阶段和主板监控状态。 8. A method for realizing hardware state indication according to claim 7, characterized in that: the information display of the digital tube is divided into a timing state stage and a main board monitoring state. 9.根据权利要求8所述的一种实现硬件状态指示的方法,其特征在于:时序状态阶段包括:以流水号形式显示时序运行状态;以频闪方式显示出现问题时序阶段。 9. A method for realizing hardware status indication according to claim 8, characterized in that: the timing status phase includes: displaying the timing running status in the form of a serial number; displaying the timing phase where a problem occurs in a stroboscopic manner. 10.根据权利要求8所述的一种实现硬件状态指示的方法,其特征在于:所述主板监控状态是指主板各种设备的运行健康状况进行监控,对于出现的问题进行实时显示。 10. A method for realizing hardware status indication according to claim 8, characterized in that: said motherboard monitoring status refers to the monitoring of the running health status of various devices on the motherboard, and real-time display of problems that arise.
CN 201310022875 2013-01-22 2013-01-22 Method of realizing hardware status indication Pending CN103092740A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201310022875 CN103092740A (en) 2013-01-22 2013-01-22 Method of realizing hardware status indication

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201310022875 CN103092740A (en) 2013-01-22 2013-01-22 Method of realizing hardware status indication

Publications (1)

Publication Number Publication Date
CN103092740A true CN103092740A (en) 2013-05-08

Family

ID=48205342

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201310022875 Pending CN103092740A (en) 2013-01-22 2013-01-22 Method of realizing hardware status indication

Country Status (1)

Country Link
CN (1) CN103092740A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104375908A (en) * 2014-08-04 2015-02-25 浪潮(北京)电子信息产业有限公司 Method and equipment for detecting electric leakage of server
CN104978243A (en) * 2015-06-24 2015-10-14 浪潮电子信息产业股份有限公司 Rapid optical path diagnosis method for server
CN107122278A (en) * 2017-05-17 2017-09-01 郑州云海信息技术有限公司 A kind of system and method for controlling startup self-detection presentation of information
CN108318831A (en) * 2018-01-18 2018-07-24 郑州云海信息技术有限公司 A method of passing through Debug card debugging server power supply
CN108614753A (en) * 2018-05-15 2018-10-02 郑州云海信息技术有限公司 A kind of method and device acquiring mainboard information by mainboard CPLD
CN108919090A (en) * 2018-06-13 2018-11-30 苏州佳世达电通有限公司 Circuit board and booting adjustment method for the debugging that is switched on
CN108984373A (en) * 2018-07-11 2018-12-11 郑州云海信息技术有限公司 Solve the method, apparatus and instruction system that network indicator light is always on extremely

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104375908A (en) * 2014-08-04 2015-02-25 浪潮(北京)电子信息产业有限公司 Method and equipment for detecting electric leakage of server
CN104978243A (en) * 2015-06-24 2015-10-14 浪潮电子信息产业股份有限公司 Rapid optical path diagnosis method for server
CN107122278A (en) * 2017-05-17 2017-09-01 郑州云海信息技术有限公司 A kind of system and method for controlling startup self-detection presentation of information
CN108318831A (en) * 2018-01-18 2018-07-24 郑州云海信息技术有限公司 A method of passing through Debug card debugging server power supply
CN108614753A (en) * 2018-05-15 2018-10-02 郑州云海信息技术有限公司 A kind of method and device acquiring mainboard information by mainboard CPLD
CN108919090A (en) * 2018-06-13 2018-11-30 苏州佳世达电通有限公司 Circuit board and booting adjustment method for the debugging that is switched on
CN108984373A (en) * 2018-07-11 2018-12-11 郑州云海信息技术有限公司 Solve the method, apparatus and instruction system that network indicator light is always on extremely

Similar Documents

Publication Publication Date Title
CN103092740A (en) Method of realizing hardware status indication
CN101141317B (en) Automatic test device and method for multiple JTAG chains
CN203260029U (en) System chip prototype verification debugging device based on field programmable gate array (FPGA)
CN103453983B (en) A kind of based on time division multiplex and multichannel industrial data acquisition method and system
CN101221422A (en) A portable vibration data acquisition device and method based on embedded technology
CN104298639A (en) Embedded connecting method for host processor and multiple coprocessors and connecting interface
CN105425681A (en) Multifunctional communication interface data diagnosis and signal driving card
CN106842152A (en) Airborne fire control radar online system failure diagnosis
CN201075248Y (en) USB interface real-time data acquisition controller
CN102750254B (en) Bidirectional conversion bridge from high-speed and high-bandwidth AHB (Advanced High Performance Bus) to low-speed and low-bandwidth AHB
CN104090833B (en) Server and signal resolver thereof
CN101858953A (en) ARM (Advanced RISC Machines) core chip based automatic test system and method of digital-to-analog converter
CN103279776A (en) Chip structure applicable to two-dimensional bar code decoding chip
CN202372202U (en) Portable fault detector
CN203588541U (en) Urban rail transit vehicle-mounted photoelectric speed measurement experimental device
CN104484305B (en) Server debugging analysis interface device
CN101419440A (en) Multilayer cycling stereo garage control circuit based on DSP and working method thereof
CN110780650B (en) Communication bus protocol conversion method and system
CN210465647U (en) An instantaneous ground fault monitoring device for a DC system
CN203117968U (en) SPI (Serial Peripheral Interface) communication interface
CN106097701A (en) A kind of infrared chip test platform based on FPGA
CN206541182U (en) A kind of monitoring equipment that rate is started for computing device
CN204189209U (en) The anti-omission cruising inspection system of transmission line equipment
CN201574745U (en) A CAN bus equipment tester
CN201803860U (en) Hoist Health Diagnosis System

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20130508

WD01 Invention patent application deemed withdrawn after publication