[go: up one dir, main page]

CN103036536A - Full-digital controlled oscillator - Google Patents

Full-digital controlled oscillator Download PDF

Info

Publication number
CN103036536A
CN103036536A CN201210511305XA CN201210511305A CN103036536A CN 103036536 A CN103036536 A CN 103036536A CN 201210511305X A CN201210511305X A CN 201210511305XA CN 201210511305 A CN201210511305 A CN 201210511305A CN 103036536 A CN103036536 A CN 103036536A
Authority
CN
China
Prior art keywords
cos
thin
sin
formula
accuracy table
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201210511305XA
Other languages
Chinese (zh)
Other versions
CN103036536B (en
Inventor
宋奇菊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NANJING ZHONGXING SPECIAL SOFTWARE CO Ltd
Original Assignee
NANJING ZHONGXING SPECIAL SOFTWARE CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NANJING ZHONGXING SPECIAL SOFTWARE CO Ltd filed Critical NANJING ZHONGXING SPECIAL SOFTWARE CO Ltd
Priority to CN201210511305.XA priority Critical patent/CN103036536B/en
Publication of CN103036536A publication Critical patent/CN103036536A/en
Application granted granted Critical
Publication of CN103036536B publication Critical patent/CN103036536B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Complex Calculations (AREA)

Abstract

A full-digital controlled oscillator comprises a totalizer, a summator, a quantization module and a lookup table module. The creation method of the lookup table module includes the steps of setting a coarse and fine two-level table structure, adopting a following formula to confirm digits of addresses of a coarse accuracy table and a fine accuracy table, and adopting the coarse accuracy table and the fine accuracy table to replace a single-piece table structure and build the lookup table module. The full-digital controlled oscillator solves the problem that a large number of storage resources are required when the traditional direct digital synthesis (DDS) (direct digital frequency synthesis) technology is adopted to design a high-performance numerically controlled oscillator (NCO), simplifies the requirements for a large number of storage resources to a small number of numerical calculations, and is applicable to a field programmable gate array (FPGA) chip which requires less storage resources and is not sensitive to the numerical value.

Description

The full digital digital controlled oscillator
Technical field
The invention belongs to wireless communication field, especially a kind of NCO(digital controlled oscillator) method that design realizes, be suitable for the field programmable gate array at FPGA() in realization.
Background technology
The designing technique of digital controlled oscillator is key technology and the difficult point in the radio communication.Being one of main factor that determines the communication transceiver performance, also is more complicated.For designing technique and the method for NCO, in " principle of Software Radio and the application " of author Yang Xiaoniu, p123-126 has detailed theory explanation.But the method for designing in the document is only theoretical feasible, or is applied to the occasion not high to performance requirement.If very high to performance requirement, such as frequency accuracy, orthogonality and frequency purity are had very high requirement, then this method for designing is also impracticable, be that mainly the storage resources that takies is too many, and General N CO uses the mode of hardware at the FPGA(field programmable gate array) realize in the chip, present main flow FPGA(field programmable gate array) storage resources all is very limited, therefore this method for designing is quite unpractical, the present invention is directed to high-performance and take many these contradictions of storage resources, proposed a kind of solution.
Summary of the invention
The objective of the invention is to expend for design high-performance NCO in FPGA the problem of a large amount of storage resources, proposed a kind of full digital digital controlled oscillator.
Technical scheme of the present invention is:
A kind of full digital digital controlled oscillator, it comprises accumulator, adder, quantization modules and look-up table means, the method for building up of described look-up table means is as follows:
Step 1, thick, the thin two-stage list structure of setting adopt following formula to determine the figure place of the address of rough grade table and thin accuracy table;
Na+Nb=N (1)
F=2^Nb+2^(Na-2)
Ask the minimum of F, determine Na and Nb, wherein Na represents the figure place of rough grade table address, and Nb represents the figure place of thin accuracy table address, and N represents that quantization modules quantizes figure place afterwards, and F is the metric function to required hardware store resource; If have two groups of Na, Nb value all to satisfy the minimizing condition of F, then choose Na greater than this group result of Nb;
Step 2, employing rough grade table and thin accuracy table replace individual list structure, set up look-up table means;
cos(A+B)=cosAcosB-sinAsinB
cos(A+B)+jsin(A+B)=(cosAcosB-sinAsinB)+j(sinAcosB+sinBcosA)=(cosA+jsinA)×(cosB+jsinB)
(2)
Wherein A is angle corresponding to rough grade table institute storage function value, and B is angle corresponding to thin accuracy table institute's storage function value.
Also comprise after the step 2 of the present invention: judge according to formula 3 whether thin accuracy table structure can be omitted,
sin A 0-A 0<=1/2 K (3)
Wherein, θ AThe angular resolution of expression rough grade table, K is the wave-shape amplitude word length;
When formula 3 is set up, thin accuracy table can omit, the size that then increases thin accuracy table namely increases Nb, substitution formula 3, judge further whether thin accuracy table structure can be omitted, until determine the just value of omissible Na and Nb of thin accuracy table structure, namely until formula 3 is false, gets previous step and make Na that formula 3 sets up and Nb as the thin accuracy table structure critical value of omissible Na and Nb just;
When formula 3 was false, thin accuracy table cannot omit, and then increases the value of Na, and substitution formula 3 judges further whether thin accuracy table structure can be omitted, and as still not omitting, then thin accuracy table can not omit really, and the value of described Na increases by 2 at most.
Among the present invention, for thin accuracy table structure, when the rough grade table size satisfies formula 3, further omit thin accuracy table with following formula:
sinB≈B (4)
Here θ BThe angular resolution that represents thin accuracy table.
Among the present invention, to the rough grade table, according to formula (5)-(11), further reduce table size, and adopt a cosine table to replace two thick, thin accuracy tables, namely utilize the cosine function of first quartile to obtain one two three four-quadrant sin cos functionses;
The cycle of trigonometric function is 2 π, in its one-period waveform fully can by [0, pi/2) waveform in the phase place represented, get θ ∈ [0, pi/2), then
cos(θ+π/2)=-sin(θ)=-cos(π/2-θ) (5)
cos(θ+π)=-cos(θ) (6)
cos(θ+3π/2)=sin(θ)=cos(π/2-θ) (7)
sin(θ)=cos(π/2-θ) (8)
sin(θ+π/2)=cos(θ) (9)
sin(θ+π)=-sin(θ)=-cos(π/2-θ) (10)
sin(θ+3π/2)=-cos(θ)
(11)。
Beneficial effect of the present invention:
The invention solves traditional DDS(Direct Digital frequency synthesis) needed a large amount of storage resources when designing high-performance NCO, to be reduced to a small amount of numerical computations to the demand of a large amount of storage resources, be applicable to this class of FPGA to storage resources the not too responsive chip of few and logarithm value.
Description of drawings
Fig. 1 is based on the NCO design structure diagram of DDS.
Fig. 2 is structural representation of the present invention.
Fig. 3 is the structure after thin accuracy table of the present invention omits.
Fig. 4 is thickness accuracy table structure of the present invention structure after treatment.
Embodiment
The present invention is further illustrated below in conjunction with drawings and Examples.
As shown in Figure 1, a kind of full digital digital controlled oscillator, it comprises accumulator, adder, quantization modules and look-up table means, the method for building up of described look-up table means is as follows:
Step 1, thick, the thin two-stage list structure of setting adopt following formula to determine the figure place of the address of rough grade table and thin accuracy table;
Na+Nb=N (1)
F=2^Nb+2^(Na-2)
Ask the minimum of F, determine Na and Nb, wherein Na represents the figure place of rough grade table address, and Nb represents the figure place of thin accuracy table address, and N represents that quantization modules quantizes figure place afterwards, and F is the metric function to required hardware store resource; If have two groups of Na, Nb value all to satisfy the minimizing condition of F, then choose Na greater than this group result of Nb;
Step 2, employing rough grade table and thin accuracy table replace individual list structure, set up look-up table means;
cos(A+B)=cosAcosB-sinAsinB
cos(A+B)+jsin(A+B)=(cosAcosB-sinAsinB)+j(sinAcosB+sinBcosA)=(cosA+jsinA)×(cosB+jsinB)
(2)
Wherein A is angle corresponding to rough grade table institute storage function value, and B is angle corresponding to thin accuracy table institute's storage function value.
Embodiment one:
Implementation of the present invention is to carry out for last structure among Fig. 1.And N=22 in the hypothesis structure, the wave-shape amplitude word is wide to be 18.
According to formula 1, determine Na and Nb.
To function F differentiate in the formula 1
dF dNa = d ( 2 Na + 2 ( 22 - Na - 2 ) ) dNa
= ( 2 Na - 2 20 - Na ) ln 2
= 0 . . . . . . Na Be 10
Be that Na is 10 o'clock, its derivative is 10, obtains minimum this moment.
Embodiment two:
On the basis of embodiment one, according to formula 3, further optimize Na and Nb;
&theta; A = 2 &pi; 2 10 = 0.0061328125
sinθ A=0.0061358846491544753596402345903726
1 2 17 < sin &theta; A - &theta; A = 3.0721491544753596402345903725809 e - 6 < 1 2 18
1 2 19 < sin &theta; A - &theta; A < 1 2 18
Therefore the Na and the Nb that calculate according to execution mode 2 are exactly optimal value, and thin accuracy table can omit according to formula 3
According to formula 2, calculate final sin cos functions value.
Contrast the present invention and traditional NCO design based on DDS
The storage resources that traditional design needs is:
2*2 22*18=144Mbit
And the storage resources that the present invention needs only is:
2 10*18=18kbit
The part that the present invention does not relate to all prior art that maybe can adopt same as the prior art is realized.

Claims (4)

1. full digital digital controlled oscillator, it comprises accumulator, adder, quantization modules and look-up table means, it is characterized in that the method for building up of described look-up table means is as follows:
Step 1, thick, the thin two-stage list structure of setting adopt following formula to determine the figure place of the address of rough grade table and thin accuracy table;
Na+Nb=N (1)
F=2^Nb+2^(Na-2)
Ask the minimum of F, determine Na and Nb, wherein Na represents the figure place of rough grade table address, and Nb represents the figure place of thin accuracy table address, and N represents that quantization modules quantizes figure place afterwards, and F is the metric function to required hardware store resource; If have two groups of Na, Nb value all to satisfy the minimizing condition of F, then choose Na greater than this group result of Nb;
Step 2, employing rough grade table and thin accuracy table replace individual list structure, set up look-up table means;
cos(A+B)=cosAcosB-sinAsinB
cos(A+B)+jsin(A+B)=(cosAcosB-sinAsinB)+j(sinAcosB+sinBcosA)=(cosA+jsinA)×(cosB+jsinB)
(2)
Wherein A is angle corresponding to rough grade table institute storage function value, and B is angle corresponding to thin accuracy table institute's storage function value.
2. full digital digital controlled oscillator according to claim 1 is characterized in that also comprising after the step 2: judge according to formula 3 whether thin accuracy table structure can be omitted,
sin A 0-A 0<=1/2 K (3)
Wherein, θ AThe angular resolution of expression rough grade table, K is the wave-shape amplitude word length;
When formula 3 is set up, thin accuracy table can omit, the size that then increases thin accuracy table namely increases Nb, substitution formula 3, judge further whether thin accuracy table structure can be omitted, until determine the just value of omissible Na and Nb of thin accuracy table structure, namely until formula 3 is false, gets previous step and make Na that formula 3 sets up and Nb as the thin accuracy table structure critical value of omissible Na and Nb just;
When formula 3 was false, thin accuracy table cannot omit, and then increases the value of Na, and substitution formula 3 judges further whether thin accuracy table structure can be omitted, and as still not omitting, then thin accuracy table can not omit really, and the value of described Na increases by 2 at most.
3. full digital digital controlled oscillator according to claim 2 is characterized in that for thin accuracy table structure, when the rough grade table size satisfies formula 3, further omits thin accuracy table with following formula:
sin B≈B (4)
Here θ BThe angular resolution that represents thin accuracy table.
4. described full digital digital controlled oscillator one of according to claim 1-3, it is characterized in that the rough grade table, according to formula (5)-(11), further reduce table size, and adopt a cosine table to replace two thick, thin accuracy tables, namely utilize the cosine function of first quartile to obtain one two three four-quadrant sin cos functionses; The cycle of trigonometric function is 2 π, in its one-period waveform fully can by [0, pi/2) waveform in the phase place represented, get θ ∈ [0, pi/2), then
cos(θ+π/2)=-sin(θ)=-cos(π/2-θ) (5)
cos(θ+π)=-cos(θ) (6)
cos(θ+3π/2)=sin(θ)=cos(π/2-θ) (7)
sin(θ)=cos(π/2-θ) (8)
sin(θ+π/2)=cos(θ) (9)
sin(θ+π)=-sin(θ)=-cos(π/2-θ) (10)
sin(θ+3π/2)=-cos(θ) (11)。
CN201210511305.XA 2012-12-04 2012-12-04 Full digital digital controlled oscillator Active CN103036536B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210511305.XA CN103036536B (en) 2012-12-04 2012-12-04 Full digital digital controlled oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210511305.XA CN103036536B (en) 2012-12-04 2012-12-04 Full digital digital controlled oscillator

Publications (2)

Publication Number Publication Date
CN103036536A true CN103036536A (en) 2013-04-10
CN103036536B CN103036536B (en) 2016-02-24

Family

ID=48023084

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210511305.XA Active CN103036536B (en) 2012-12-04 2012-12-04 Full digital digital controlled oscillator

Country Status (1)

Country Link
CN (1) CN103036536B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107943204A (en) * 2017-12-08 2018-04-20 广州海格通信集团股份有限公司 Digital Frequency Synthesize method and device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1355609A (en) * 2000-11-23 2002-06-26 华为技术有限公司 Digital method for generating local oscillation signals and its numerically controlled oscillator
US20090157783A1 (en) * 2007-12-17 2009-06-18 Electronics And Telecommunications Research Institute Numerically-controlled oscillator capable of generating cosine signal and sine signal only using cosine look up table and operating method of the numerically-controlled oscillator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1355609A (en) * 2000-11-23 2002-06-26 华为技术有限公司 Digital method for generating local oscillation signals and its numerically controlled oscillator
US20090157783A1 (en) * 2007-12-17 2009-06-18 Electronics And Telecommunications Research Institute Numerically-controlled oscillator capable of generating cosine signal and sine signal only using cosine look up table and operating method of the numerically-controlled oscillator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107943204A (en) * 2017-12-08 2018-04-20 广州海格通信集团股份有限公司 Digital Frequency Synthesize method and device

Also Published As

Publication number Publication date
CN103036536B (en) 2016-02-24

Similar Documents

Publication Publication Date Title
CN101776935B (en) Digital modulation signal generator based on DDS
CN101807089B (en) Waveform signal generator with arbitrarily adjustable output signal offset
CN101867371B (en) Realization Method of Linear Frequency Modulation Signal Based on FPGA
CN103488245B (en) Phase amplitude conversion method in DDS and device
CN105259560B (en) A kind of miniaturization Beidou satellite navigation anti-jamming array column signal is processed board and anti-interference processing method thereof
US11621730B2 (en) Transmitters with dynamic ranges extending beyond supply rails
CN103792552B (en) A kind of satellite navigation baseband signal generation system and method
CN104252000B (en) The quick compensating circuit of a kind of Doppler based on DDS and method
CN104601148A (en) Digital voltage ramp generator
CN110488228A (en) Linear FM signal generation method, device and storage medium
CN109284528A (en) Phase array antenna beam control code calculation method and system based on the pipeline design
CN103036536A (en) Full-digital controlled oscillator
CN102082571B (en) A Direct Digital Frequency Synthesizer
CN103185889A (en) Generating system of high-stable time and frequency
CN106027045A (en) Direct digital frequency synthesizer based on improved CORDIC algorithm
CN107436619B (en) High-precision low-cost digital sine wave generating device
CN103365827A (en) Computing method of high-precision sine/cosine function
Jun-An et al. A 2.5-GHz direct digital frequency synthesizer in 0.18 μm CMOS
CN104660218A (en) Arbitrary waveform synthesizer
CN202837549U (en) Embedded GPS receiver
CN103580690A (en) Non-integral power of 2 digital sine and cosine frequency synthesizer and non-integral power of 2 digital sine and cosine frequency synthesis method
CN202334494U (en) Improved DDS (Direct Digital Synthesis) signal generator
CN103699518A (en) Approximate calculation method for triangle functions
CN203311175U (en) GPS time service and DDS combined device for realizing stable high-speed synchronous clock
CN205945693U (en) Superelevation frequency stability&#39;s simulation temperature compensated crystal oscillat

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C53 Correction of patent of invention or patent application
CB02 Change of applicant information

Address after: 210012 Yuhuatai, Jiangsu province tulip Road, No. 17, No.

Applicant after: Nanjing Sinovatio Technology LLC

Address before: 210012 Yuhuatai, Jiangsu province tulip Road, No. 17, No.

Applicant before: Nanjing Zhongxing Special Software Co., Ltd.

COR Change of bibliographic data

Free format text: CORRECT: APPLICANT; FROM: NANJING ZHONGXING SPECIAL SOFTWARE CO., LTD. TO: NANJING SINOVATIO TECHNOLOGY LLC

C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP02 Change in the address of a patent holder

Address after: Room 1501, building 2, No.19, ningshuang Road, Yuhuatai District, Nanjing City, Jiangsu Province

Patentee after: Nanjing Sinovatio Technology LLC

Address before: 210012 tulip Road 17, Yuhuatai District, Jiangsu, Nanjing

Patentee before: Nanjing Sinovatio Technology LLC

CP02 Change in the address of a patent holder