CN103034006A - Display module and display - Google Patents
Display module and display Download PDFInfo
- Publication number
- CN103034006A CN103034006A CN2012104839435A CN201210483943A CN103034006A CN 103034006 A CN103034006 A CN 103034006A CN 2012104839435 A CN2012104839435 A CN 2012104839435A CN 201210483943 A CN201210483943 A CN 201210483943A CN 103034006 A CN103034006 A CN 103034006A
- Authority
- CN
- China
- Prior art keywords
- switching tube
- phase inverter
- circuit
- output terminal
- discharge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a display module and a display, which belongs to the display field. The display module and the display are designed to solve the problem that residual images are generated on the display module when a liquid crystal display is shut down in the prior art. The display module comprises an array substrate which is provided with a grid line and a data line. A pixel unit is limited between the grid line and the data line. The pixel unit is internally provided with a thin film transistor and a pixel electrode. The grid line is connected with the grid electrode of the thin film transistor. The display module further comprises a shutdown discharge device connected with the grid line. When the display module is shut down, the grid lines are placed to a high level, so that the thin film transistor is started.
Description
Technical field
The present invention relates to the demonstration field, relate in particular to a kind of demonstration module and display.
Background technology
Liquid crystal display (Liquid Crystal Display is hereinafter to be referred as LCD) has lightweight, and thin thickness and the advantage such as low in energy consumption are widely used in the electronic products such as TV, mobile phone and display.
In existing LCD, the gate driver circuit of driving grid can be formed on the display panel, forming array substrate grid drives (Gate drive On Array is hereinafter to be referred as GOA) panel.
When closing LCD, by the gate driver circuit that is arranged on the GOA panel grid is placed high level, open the thin film transistor (TFT) (Thin FilmTransistor is hereinafter to be referred as TFT) on the array base palte of GOA panel, to discharge the electric charge that is accumulated on the pixel electrode.
But, in existing GOA panel, gate driver circuit need to be opened TFT all on the array base palte line by line, and then can't discharge fast the electric charge on the corresponding pixel electrode of each pixel, so, when closing LCD, can produce more serious image retention problem.
Summary of the invention
Embodiments of the invention provide a kind of demonstration module and display of avoiding image retention problem.
For achieving the above object, embodiments of the invention adopt following technical scheme:
On the one hand, the invention provides a kind of demonstration module, comprise array base palte, described array base palte is provided with grid line and data line, be limited with pixel cell between described grid line and the described data line, be provided with TFT and pixel electrode in the described pixel cell, described grid line is connected with the grid of described TFT; Described demonstration module also comprises:
The shutdown electric discharge device is connected with described grid line, when closing described demonstration module, each described grid line is placed high level, so that described TFT opens.
On the other hand, the present invention also provides a kind of display, comprises the demonstration module;
Described demonstration module comprises array base palte, and described array base palte is provided with grid line and data line, is limited with pixel cell between described grid line and the described data line, is provided with TFT and pixel electrode in the described pixel cell, and described grid line is connected with the grid of described TFT; Described demonstration module also comprises:
The shutdown electric discharge device is connected with described grid line, when closing described demonstration module, each described grid line is placed high level, so that described TFT opens.
A kind of demonstration module and display that the embodiment of the invention provides, by the shutdown electric discharge device that is connected with grid line, close when showing module knowing, the grid line of required part is placed high level, to open grid line set on the array base palte, thereby the TFT in the on-pixel unit discharges the electric charge that accumulates in the pixel electrode simultaneously, avoids the generation of image retention.
Description of drawings
In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art, the accompanying drawing of required use was done to introduce simply during the below will describe embodiment, apparently, accompanying drawing in the following describes only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the structural representation of the embodiment of the invention 1 described demonstration module;
Fig. 2 is the circuit structure diagram in the embodiment of the invention 1 described demonstration module;
Fig. 3 is the structural drawing of the embodiment of the invention 1 described discharge circuit;
Fig. 4 is the circuit structure diagram in the embodiment of the invention 2 described demonstration modules;
Fig. 5 is the structural representation of the embodiment of the invention 2 described level shifting circuits;
Fig. 6 is the structural representation of the embodiment of the invention 2 described phase inverters.
Embodiment
Below in conjunction with accompanying drawing a kind of demonstration module of the embodiment of the invention and LCD are described in detail.
Should be clear and definite, described embodiment only is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that obtains under the creative work prerequisite.
LCD comprises the demonstration module; Show in the module at this, as shown in Figure 1, be provided with the flexible PCB 2 of liquid crystal panel (not shown), printed circuit board (PCB) 1 and connecting fluid crystal panel and printed circuit board (PCB) 1; Liquid crystal panel comprise color membrane substrates (not shown), array base palte 3 and be contained in color membrane substrates and array base palte 3 among the liquid crystal (not shown).
Be provided with GOA circuit 30 at described array base palte 3, when the user issues start-up command to LCD, issue sweep signal by the control chip (not shown) that is arranged on the printed circuit board (PCB) 1 to GOA circuit 30, thereby it is not shown to open line by line in the array base palte 3 TFT(in each pixel cell 31 by GOA circuit 30), wherein the drain electrode among the TFT is connected with the pixel electrode (not shown), and the data-signal on the data line 32 loads on pixel electrode (not shown) in the pixel cell 31 by TFT; Electric charge entrained in the data-signal loads on the pixel electrode, and makes liquid crystal carry out deflection by the electric field action between pixel electrode and the public electrode (not shown), to realize the demonstration of LCD.
Wherein, the switch element of GOA circuit 30 and pixel cell 31 is in preparation process, in same technological process, form, the gate driver circuit that is arranged in the prior art on the printed circuit board (PCB) 1 is moved to array base palte 3, saved the binding zone of printed circuit board (PCB) 1, thereby realized showing the narrow frame of module, and can save cost.
Be provided with grid line 33 at array base palte 3, be provided with data line perpendicular to grid line 33, limit pixel cell 31 between grid line 33 and the data line 32, grid line 33 is connected with the grid of TFT, wherein, each other crisscross setting of many grid lines 33 on array base palte 3 and data line 32; This demonstration module also comprises:
Shutdown electric discharge device 4 is connected with control chip and each grid line 33, and this control chip need to be closed when showing module knowing, then can produce a corresponding off signal, need to close the demonstration module to remind the electric discharge device 4 that shuts down.For example, when the user issues the shutdown command of closing the demonstration module by control chip, each grid line is placed high level, so that the TFT unlatching, thereby the electric charge that accumulates on the pixel electrodes discharged by data line 32; Certainly shutdown command also can be produced by modes such as the startup of park mode or outages, and discharges the electric charge that accumulates on the pixel electrode and can realize by other structures beyond the data line 32; In addition, when grid line is placed high level, can be to realize placing high level to carry out the release of electric charge needed part by arranging, be not restricted at this.
Wherein, when the user issues the shutdown command of closing the demonstration module by control chip, by control chip shutdown command is converted to off signal and is handed down to shutdown electric discharge device 4, and place high level by the coupled grid line 33 of this shutdown electric discharge device 4 controls, thereby the TFT in the on-pixel unit 31, thereby the discharge of realization pixel electrode.
This shutdown electric discharge device 4 can be arranged on array base palte 3 according to actual needs, and printed circuit board (PCB) 1 or be separately set in other positions that show in the module is not construed as limiting at this.
A kind of demonstration module that the embodiment of the invention provides, by the shutdown electric discharge device that is connected with grid line, issue when closing the shutdown command that shows module obtaining the user, simultaneously grid line is placed high level, to open grid line set on the array base palte, thereby the TFT in the on-pixel unit discharges the electric charge that accumulates in the pixel electrode simultaneously, avoids the generation of image retention.
Particularly, as shown in Figure 2, this shutdown electric discharge device 4 comprises:
Control circuit 40 and discharge circuit 41, discharge circuit 41 comprises input end and output terminal, and described input end is connected with control circuit 40, and output terminal is connected with grid line 33;
Control circuit 40 is used for when shutdown, to discharge circuit 41 output discharge signals,
Discharge circuit 41 applies high level to grid line 33 under the effect of discharge signal.
According to the actual needs, discharge circuit 41 and control circuit 40 can be wholely set, and also can arrange respectively.
Above-mentioned shutdown can be that the user issues out code, enters dormant state or outage etc., is not restricted at this.
When control circuit 40 is received the off signal that control chip sends according to user's shutdown command, this off signal conversion is applicable to the discharge signal of discharge circuit 41, thereby make discharge circuit 41 apply high level to each grid line 33, the grid of TFT in the pixel cell 31 is placed high level, source electrode and the drain electrode of TFT are communicated with, by data line 33 the upper electric charge that accumulates of TFT are discharged into the earth terminal that shows in the module.
In LCD, control circuit 40 can be arranged at printed circuit board (PCB) 1 with control chip, perhaps control circuit 40 is arranged on another independent printed circuit board (PCB) and by electric connection structure and is connected with printed circuit board (PCB) 1, and the structure of this control circuit 40 can arrange according to the situation of reality, the circuit that other electric elements or a plurality of electric elements form of for example can serving as reasons, can for realizing by an integrated chip, not be restricted at this yet.
Further, discharge circuit 41 can be realized by following structure, as shown in Figure 3, comprise:
The first switching tube M1, the first switching tube M1 comprise first end g1, the second end s1 and the 3rd end d1;
First end g1 is connected with control circuit 40 as the described input end of discharge circuit 41;
The second end s1 is connected to high-voltage suppling power V
DD, high-voltage suppling power V
DDHigh level is provided;
The 3rd end d1 is connected with grid line 33 as the output terminal of discharge circuit 41;
When the discharge signal of first end g1 reception control circuit 40 output, the second end s1 and the 3rd end d1 are conducted.
The below is described as N-type TFT as example take described the first switching tube M1, and wherein, first end g1 is as grid, the second end s1 as source electrode and the 3rd end d1 as drain electrode.
When the grid as the first switching tube M1 of discharge circuit 41 receives the discharge signal that control circuit 40 sends, this moment, this discharge signal can be high level, when the grid among this first switching tube M1 is high level, the source electrode of the first switching tube M1 and drain electrode conducting, the high-voltage suppling power V that connect by source electrode this moment
DDHigh level is loaded on the grid line 33, thereby make the grid that is connected with grid line 33 also place high level, open the TFT in the pixel cell 31 in the array base palte 3, make the above-mentioned electric charge that accumulates of pixel electrode be discharged into the earth terminal that shows on the module by the source electrode of TFT and drain electrode, thereby realize discharging for the electric charge that accumulates on the array base palte 3.
But, the concrete structure of above-mentioned discharge circuit 41 is only for realizing a kind of implementation of beneficial effect of the present invention, those skilled in the art can use the combination of other electric elements and electric elements to realize above-mentioned functions according to actual conditions, do not enumerate one by one at this.
In above-described embodiment 1 described demonstration module, the level value of the discharge signal that control circuit 40 is exported may not be suitable for described discharge circuit, thereby can't realize that control circuit 40 is for the control of discharge circuit 41.
For solving the inapplicable problem of above-mentioned level value, demonstration module described in the embodiment 1, as shown in Figure 4, control circuit 40 is connected by level shifting circuit 42 with discharge circuit 41, and level shifting circuit 42 is used for the discharge signal of control circuit 40 outputs is converted to the signal that is in the level value scope that satisfies discharge circuit 41 normal operations.
Concrete, level shifting circuit 42 as shown in Figure 4 as shown in Figure 5, comprising: the first phase inverter 420 and the second phase inverter 421;
The first phase inverter 420 comprises input end and output terminal, and the input end of the first phase inverter 420 is connected with the output terminal of control circuit 40, and is anti-phase for the discharge signal that obtains being carried out the first time;
The second phase inverter 421, comprise input end and output terminal, the input end of the second phase inverter 421 connects the output terminal of the first phase inverter 420, it is anti-phase that the output terminal of the second phase inverter 421 is used for that the discharge signal after anti-phase is carried out second time, is in the signal that satisfies the level value scope that discharge circuit 41 works so that discharge signal is converted to.
The below is described as following structure as example take the first phase inverter 420 and the second phase inverter 421, and as shown in Figure 6, the first phase inverter 420 comprises second switch pipe M2 and the 3rd switching tube M3;
Second switch pipe M2 comprises first end g2, the second end s2 and the 3rd end d2;
The first end g2 of second switch pipe M2 is connected with control circuit 40 as the input end of the first phase inverter 420;
The second end s2 of second switch pipe M2 connects the output terminal of the first phase inverter 420;
The 3rd end d2 of second switch pipe M2 connects low-voltage power supply V
SS
When the first end g2 of second switch pipe M2 is in high level, the 3rd end s2 conducting of the second end d2 of second switch pipe M2 and second switch pipe M2.
Wherein, second switch pipe M2 can be N-type TFT, and then corresponding first end g2 is that grid, the second end s2 are that source electrode, the 3rd end d2 are drain electrode.
The 3rd switching tube M3 comprises first end g3, the second end s3 and the 3rd end d3;
The first end g3 of the 3rd switching tube M3 be connected end s3 and connect, and be connected to high-voltage suppling power V
DD
The 3rd end d3 of the 3rd switching tube M3 connects the output terminal of the first phase inverter 420;
When the first end g3 of the 3rd switching tube M3 is in high level, the 3rd end d3 conducting of the second end s3 of the 3rd switching tube M3 and the 3rd switching tube M3.
Wherein, the 3rd switching tube M3 can be N-type TFT, and then corresponding first end g3 is that grid, the second end s3 are that source electrode, the 3rd end d3 are drain electrode.
The second phase inverter 421 comprises the 4th switching tube M4 and the 5th switching tube M5;
The 4th switching tube M4 comprises first end g4, the second end s4 and the 3rd end d4;
The first end g4 of the 4th switching tube M4 is connected with the output terminal of the first phase inverter 420 as the input end of the second phase inverter 421;
The second end s4 of the 4th switching tube is connected with the output terminal of the second phase inverter 421;
The 3rd end d4 and the low-voltage power supply V of the 4th switching tube M4
SS
When the first end g4 of the 4th switching tube M4 is in high level, the 3rd end d4 conducting of the second end s4 of the 4th switching tube M4 and the 4th switching tube M4.
Wherein, the 4th switching tube M4 can be N-type TFT, and then corresponding first end g4 is that grid, the second end s4 are that source electrode, the 3rd end d4 are drain electrode.
The 5th switching tube M5 comprises first end g5, the second end s5 and the 3rd end d5;
The first end g5 of the 5th switching tube M5 be connected end s5 and connect, and be connected to high-voltage suppling power V
DD
The 3rd end d5 of the 5th switching tube M5 connects the output terminal of the second phase inverter 421;
When the first end g5 of the 5th switching tube M5 is in high level, the 3rd end d5 conducting of the second end s5 of the 5th switching tube M5 and the 5th switching tube M5.
Wherein, the 5th switching tube M5 can be N-type TFT, and then corresponding first end g5 is that grid, the second end s5 are that source electrode, the 3rd end d5 are drain electrode.
According to foregoing circuit, when LCD works, control chip is not received the shutdown command that the user issues, reach and do not send off signal, at this moment control circuit 40 is output as low level, in level shifting circuit 42, the grid of the second switch pipe M2 in the first phase inverter 420 is in low level, and second switch pipe M2 closes; In the first phase inverter 420, the grid of the 3rd switching tube M3 and source electrode jointly are connected to high-voltage suppling power V
DDSo the 3rd switching tube M3 keeps normally open, high-voltage suppling power V
DDThe high level that provides is applied to the output terminal of the first phase inverter 420; The input end of the second phase inverter 421 is connected with the output terminal of the first phase inverter 420, receive the high level that this output terminal applies, thereby make the grid of the 4th switching tube M4 be in high level, the 4th switching tube M4 opens, and the output of the second phase inverter 421 is in low level.At this moment, this low level output has been closed the first switching tube M1 to discharge circuit 41; At the first switching tube M1 place, the high level at source electrode place can't be applied to and the grid line that drains and link to each other, thereby the TFT in the pixel cell 31 that keeps linking to each other with grid line is only driven by GOA circuit 30, and LCD is in normal display state.
When the user issues shutdown command to LCD, produce off signal on the control chip, and this off signal is sent to control circuit 40; Control circuit 40 produces according to this off signal and the discharge signal of output high level is somebody's turn to do, and off signal is generally 3.3V; Level shifting circuit 42 receives this discharge signal, and the grid of the second switch pipe M2 in the first phase inverter 420 places high level, thereby makes conducting between the drain electrode of second switch pipe M2 and the source electrode, and at this moment, the output terminal of the first phase inverter 420 is placed in low level; The input end of the second phase inverter 421 similarly is placed in low level, and the grid of the 4th switching tube M4 is in low level, and the 4th switching tube M4 closes; The grid of the 5th switching tube M5 and source electrode all are connected to high-voltage suppling power, 1.5V for example, thereby make the 5th switching tube M5 be in normally open, and pass through source electrode and the drain electrode of the 5th switching tube M5, the level of high discharge circuit 41 needed 1.5V is loaded into the output terminal of the second phase inverter 421.So, the high level that is applicable to the first switching tube M1 loads on grid, the first switching tube M1 opens, the high-voltage suppling power that the source electrode of the first switching tube M1 connects, put on grid line 33 by drain electrode, the discharge signal of therefore yet having avoided control circuit 40 to send is not suitable for the problem of discharge circuit 41.
On array base palte 3, grid line 33 all connects discharge circuit 41, thereby when control circuit 40 is received off signal, can be by discharging simultaneously the electric charge that accumulates on the TFT in the pixel cell 31 on the array base palte 3 for grid line 33 set discharge circuits 41, thus the ghost phenomena of having avoided LCD when shutdown, to occur.Certainly, can make each bar grid line 33 connect a discharge circuit 41 according to actual conditions, grid lines 33 all in the time of perhaps connect same discharge circuit 41, are not restricted at this.
But, a kind of implementation that said structure is just conceived for the present invention, those skilled in the art can pass through according to above-mentioned functional restriction the combination realization above-mentioned functions of other electric elements or electric elements fully, but other implementations are not specifically limited at this.
Further, level shifting circuit 42 and discharge circuit 41 are formed on the array base palte 3, and be integrally formed with the TFT in the pixel cell 31.
Because at the first phase inverter 420, the first switching tube M1 in the second phase inverter 421 and the discharge circuit 41 is switching tube, this switching tube can all be set to N-type TFT, the first switching tube M1 of discharge circuit 31 then, second switch pipe M2 to the five switching tube M5 in the level conversion voltage 42 can form in same technological process with the N-type TFT of pixel cell 31, thereby reduced the needed time when showing module of producing, and form the part or all of structure of shutdown electric discharge device at array base palte 3, need not at printed circuit board (PCB) 1 excessive space to be set because of the opening and closing of control grid, thereby also can not increase the thickness that shows module.
Corresponding with above-mentioned a kind of demonstration module, the present invention also provides a kind of LCD, comprising: the demonstration module described in the embodiment 1,2;
This shows module, as shown in Figure 1, comprises array base palte 3, array base palte 3 is provided with grid line 33, is provided with data line 32 perpendicular to grid line 33, is limited with pixel cell 31 between grid line 33 and the data line 32, be provided with TFT and pixel electrode in the pixel cell 31, grid line 33 is connected with the grid of TFT; Show that module also comprises:
Shutdown electric discharge device 4 is connected with grid line 33, when the user issues the shutdown command of closing the demonstration module, each grid line 33 is placed high level simultaneously, so that the TFT unlatching, thereby discharge the electric charge that accumulates on the pixel electrodes by described data line 32.
This shows module, also comprises printed circuit board (PCB) 1.
On array base palte 3, also comprise GOA circuit 30, be used for line by line grid line 33 being placed high level, open TFT, thereby to the pixel electrode charging electric charge.
Further, shutdown electric discharge device 4 as shown in Figure 2, comprising:
Control circuit 40 and discharge circuit 41, discharge circuit 41 comprises input end and output terminal, and input end is connected with control circuit 40, and output terminal is connected with grid line;
Control circuit 40 is used for receiving user's shutdown command, exports discharge signals according to shutdown command to discharge circuit 41,
Discharge circuit 41 applies high level to grid line 33 under the effect of discharge signal.
Concrete, discharge circuit 41 as shown in Figure 3, comprising:
The first switching tube M1, the first switching tube M1 comprise first end g1, the second end s1 and the 3rd end d1;
First end g1 is connected with control circuit 40 as the described input end of discharge circuit 41;
The second end s1 is connected to high-voltage suppling power V
DD, high-voltage suppling power V
DDHigh level is provided;
The 3rd end d1 is connected with grid line 33 as the output terminal of discharge circuit 41;
When the discharge signal of first end g1 reception control circuit 40 output, the second end s1 and the 3rd end d1 are conducted.
Concrete, as shown in Figure 4, control circuit 40 is connected by level shifting circuit 42 with discharge circuit 41, and level shifting circuit 42 is used for the discharge signal of control circuit 40 outputs is converted to the signal that is in the level value scope that satisfies discharge circuit 41 normal operations.
And control circuit 40 can be formed on the printed circuit board (PCB) 1.
Concrete, above-mentioned level shifting circuit 42, as shown in Figure 5, level shifting circuit 42 comprises: the first phase inverter 420 and the second phase inverter 421;
The first phase inverter 420 comprises input end and output terminal, and the input end of the first phase inverter 420 is connected with the output terminal of control circuit 40, and is anti-phase for the discharge signal that obtains being carried out the first time;
The second phase inverter 421, comprise input end and output terminal, the input end of the second phase inverter 421 connects the output terminal of the first phase inverter 420, it is anti-phase that the output terminal of the second phase inverter 421 is used for that the discharge signal after anti-phase is carried out second time, is in the signal that satisfies the level value scope that discharge circuit 41 works so that discharge signal is converted to.
As shown in Figure 6, the first phase inverter 420 comprises second switch pipe M2 and the 3rd switching tube M3;
Second switch pipe M2 comprises first end g2, the second end s2 and the 3rd end d2;
The first end g2 of second switch pipe M2 is connected with control circuit 40 as the input end of the first phase inverter 420;
The second end s2 of second switch pipe M2 connects the output terminal of the first phase inverter 420;
The 3rd end d2 of second switch pipe M2 connects low-voltage power supply V
SS
When the first end g2 of second switch pipe M2 is in high level, the 3rd end d2 conducting of the second end s2 of second switch pipe M2 and second switch pipe M2.
The 3rd switching tube M3 comprises first end g3, the second end s3 and the 3rd end d3;
The first end g3 of the 3rd switching tube M3 be connected end s3 and connect, and be connected to high-voltage suppling power V
DD
The 3rd end d3 of the 3rd switching tube M3 connects the output terminal of the first phase inverter 420;
When the first end g3 of the 3rd switching tube M3 is in high level, the 3rd end d3 conducting of the second end s3 of the 3rd switching tube M3 and the 3rd switching tube M3.
The second phase inverter 421 comprises the 4th switching tube M4 and the 5th switching tube M5;
The 4th switching tube M4 comprises first end g4, the second end s4 and the 3rd end d4;
The first end g4 of the 4th switching tube M4 is connected with the output terminal of the first phase inverter 420 as the input end of the second phase inverter 421;
The second end s4 of the 4th switching tube is connected with the output terminal of the second phase inverter 421;
The 3rd end d4 and the low-voltage power supply V of the 4th switching tube M4
SS
When the first end g4 of the 4th switching tube M4 is in high level, the 3rd end d4 conducting of the second end s4 of the 4th switching tube M4 and the 4th switching tube M4.
The 5th switching tube M5 comprises first end g5, the second end s5 and the 3rd end d5;
The first end g5 of the 5th switching tube M5 be connected end s5 and connect, and be connected to high-voltage suppling power V
DD
The 3rd end g5 of the 5th switching tube M5 connects the output terminal of the second phase inverter 421;
When the first end g5 of the 5th switching tube M5 is in high level, the 3rd end d5 conducting of the second end s5 of the 5th switching tube M5 and the 5th switching tube M5.
Further, level shifting circuit 42 and discharge circuit 41 are formed on the array base palte 3, and be integrally formed with the TFT in the pixel cell 31.
A kind of LCD that the embodiment of the invention provides, by the shutdown electric discharge device that is connected with grid line, issue when closing the shutdown command that shows module obtaining the user, simultaneously grid line is placed high level, to open grid line set on the array base palte, thereby the TFT in the on-pixel unit discharges the electric charge that accumulates in the pixel electrode simultaneously, avoids the generation of image retention.
The above; be the specific embodiment of the present invention only, but protection scope of the present invention is not limited to this, anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; can expect easily changing or replacing, all should be encompassed within protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion by described protection domain with claim.
Claims (13)
1. one kind shows module, comprise array base palte, described array base palte is provided with grid line and data line, be limited with pixel cell between described grid line and the described data line, be provided with thin film transistor (TFT) and pixel electrode in the described pixel cell, described grid line is connected with the grid of described thin film transistor (TFT), it is characterized in that, described demonstration module also comprises:
The shutdown electric discharge device is connected with described grid line, when closing the demonstration module, each described grid line is placed high level, so that described thin film transistor (TFT) is opened.
2. demonstration module according to claim 1 is characterized in that, described shutdown electric discharge device comprises:
Control circuit and discharge circuit, described discharge circuit comprises input end and output terminal, and described input end is connected with described control circuit, and described output terminal is connected with described grid line;
Described control circuit is used for when shutdown, to described discharge circuit output discharge signal,
Described discharge circuit applies high level to described grid line under the effect of described discharge signal.
3. demonstration module according to claim 2 is characterized in that, described discharge circuit comprises:
The first switching tube, described the first switching tube comprises first end, the second end and the 3rd end;
Described first end is connected with described control circuit as the described input end of described discharge circuit;
Described the second end is connected to high-voltage suppling power, and described high-voltage suppling power provides described high level;
Described the 3rd end is connected with described grid line as the described output terminal of described discharge circuit;
When described first end received the discharge signal of described control circuit output, described the second end and described the 3rd end were conducted.
4. according to claim 2 or 3 described demonstration modules, it is characterized in that, described control circuit is connected by level shifting circuit with described discharge circuit, and described level shifting circuit is used for the discharge signal of described control circuit output is converted to the signal that is in the level value scope that satisfies described discharge circuit normal operation.
5. demonstration module according to claim 4 is characterized in that, described level shifting circuit comprises: the first phase inverter and the second phase inverter;
Described the first phase inverter comprises input end and output terminal, and the described input end of described the first phase inverter is connected with the output terminal of described control circuit, and is anti-phase for the discharge signal that obtains being carried out the first time;
Described the second phase inverter, comprise input end and output terminal, the described input end of described the second phase inverter connects the described output terminal of described the first phase inverter, it is anti-phase that the described output terminal of described the second phase inverter is used for that the discharge signal after anti-phase is carried out second time, is in the signal that satisfies the level value scope that described discharge circuit works so that described discharge signal is converted to.
6. demonstration module according to claim 5 is characterized in that, described the first phase inverter comprises the second switch pipe;
Described second switch pipe comprises first end, the second end and the 3rd end;
The described first end of described second switch pipe is connected with described control circuit as the described input end of described the first phase inverter;
Described second end of described second switch pipe connects the described output terminal of described the first phase inverter;
Described the 3rd end of described second switch pipe connects low-voltage power supply;
When the described first end of described second switch pipe is in high level, described the 3rd end conducting of described second end of described second switch pipe and described second switch pipe.
7. demonstration module according to claim 5 is characterized in that, described the first phase inverter also comprises the 3rd switching tube;
Described the 3rd switching tube comprises first end, the second end and the 3rd end;
The described first end of described the 3rd switching tube be connected the second end and connect, and be connected to high-voltage suppling power;
Described the 3rd end of described the 3rd switching tube connects the described output terminal of described the first phase inverter;
When the described first end of described the 3rd switching tube is in high level, described the 3rd end conducting of described second end of described the 3rd switching tube and described the 3rd switching tube.
8. demonstration module according to claim 5 is characterized in that, described the second phase inverter comprises the 4th switching tube;
Described the 4th switching tube comprises first end, the second end and the 3rd end;
The described first end of described the 4th switching tube is connected with the described output terminal of described the first phase inverter as the described input end of described the second phase inverter;
Described second end of described the 4th switching tube is connected with the described output terminal of described the second phase inverter;
Described the 3rd end and the low-voltage power supply of described the 4th switching tube;
When the described first end of described the 4th switching tube is in high level, described the 3rd end conducting of described second end of described the 4th switching tube and described the 4th switching tube.
9. demonstration module according to claim 8 is characterized in that, described the second phase inverter also comprises the 5th switching tube;
Described the 5th switching tube comprises first end, the second end and the 3rd end;
The described first end of described the 5th switching tube be connected the second end and connect, and be connected to high-voltage suppling power;
Described the 3rd end of described the 5th switching tube connects the described output terminal of described the second phase inverter;
When the described first end of described the 5th switching tube is in high level, described the 3rd end conducting of described second end of described the 5th switching tube and described the 5th switching tube.
10. each described demonstration module is characterized in that according to claim 5-9, and described level shifting circuit and described discharge circuit are formed on the described array base palte, and be integrally formed with the thin film transistor (TFT) in the described pixel cell.
11. demonstration module according to claim 10 is characterized in that, also comprises printed circuit board, described control circuit is arranged at described printed circuit board.
12. demonstration module according to claim 11 is characterized in that, on the described array base palte, also comprise the array base palte gate driver circuit, be used for line by line described grid line being placed high level, open described thin film transistor (TFT), thereby to described pixel electrode charging electric charge.
13. a display is characterized in that, comprises each described demonstration module of claim 1-12.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210483943.5A CN103034006B (en) | 2012-11-23 | 2012-11-23 | Display module and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210483943.5A CN103034006B (en) | 2012-11-23 | 2012-11-23 | Display module and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103034006A true CN103034006A (en) | 2013-04-10 |
| CN103034006B CN103034006B (en) | 2015-05-06 |
Family
ID=48021032
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210483943.5A Expired - Fee Related CN103034006B (en) | 2012-11-23 | 2012-11-23 | Display module and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103034006B (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103761953A (en) * | 2014-01-28 | 2014-04-30 | 北京京东方显示技术有限公司 | Display control unit and display device |
| CN103956130A (en) * | 2014-02-14 | 2014-07-30 | 友达光电股份有限公司 | Display and discharge control circuit thereof |
| CN105206212A (en) * | 2015-08-27 | 2015-12-30 | 京东方科技集团股份有限公司 | Display panel and display apparatus |
| CN106652884A (en) * | 2017-03-23 | 2017-05-10 | 京东方科技集团股份有限公司 | Fast discharge circuit, display device, fast discharge method and display control method |
| CN107507589A (en) * | 2017-08-29 | 2017-12-22 | 京东方科技集团股份有限公司 | A kind of charge/discharge control circuit and method, the display device of control sub-pix electric discharge |
| WO2019080600A1 (en) * | 2017-10-27 | 2019-05-02 | 京东方科技集团股份有限公司 | Shutdown discharge circuit and related method, driving circuit and display device |
| CN114765013A (en) * | 2022-05-23 | 2022-07-19 | 合肥京东方显示技术有限公司 | Display driving circuit, display driving method and related equipment |
| WO2022242068A1 (en) * | 2021-05-18 | 2022-11-24 | 京东方科技集团股份有限公司 | Backlight module and display apparatus |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5572735A (en) * | 1994-05-27 | 1996-11-05 | Ast Research, Inc. | Method and apparatus for discharging the output voltage of a DC power supply |
| CN1201967A (en) * | 1997-05-27 | 1998-12-16 | 国际商业机器公司 | LCD Monitor |
| US20050231501A1 (en) * | 2004-04-19 | 2005-10-20 | Oki Electric Industry Co., Ltd. | Power-down circuit for a display device |
| CN1845233A (en) * | 2005-04-06 | 2006-10-11 | 中华映管股份有限公司 | Liquid crystal display and method for improving its afterimage phenomenon |
| CN101101385A (en) * | 2006-07-05 | 2008-01-09 | 群康科技(深圳)有限公司 | Discharge circuit and liquid crystal display device adopting the discharge circuit |
| CN101217026A (en) * | 2007-01-06 | 2008-07-09 | 三星电子株式会社 | Liquid crystal display and method for eliminating afterimage |
| CN101604515A (en) * | 2008-06-11 | 2009-12-16 | 美格纳半导体有限会社 | Discharge circuit and display device with discharge circuit |
| CN202454227U (en) * | 2012-03-14 | 2012-09-26 | 京东方科技集团股份有限公司 | Afterimage elimination circuit and display device |
| CN202473180U (en) * | 2012-01-12 | 2012-10-03 | 京东方科技集团股份有限公司 | Drive circuit and display device |
-
2012
- 2012-11-23 CN CN201210483943.5A patent/CN103034006B/en not_active Expired - Fee Related
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5572735A (en) * | 1994-05-27 | 1996-11-05 | Ast Research, Inc. | Method and apparatus for discharging the output voltage of a DC power supply |
| CN1201967A (en) * | 1997-05-27 | 1998-12-16 | 国际商业机器公司 | LCD Monitor |
| US20050231501A1 (en) * | 2004-04-19 | 2005-10-20 | Oki Electric Industry Co., Ltd. | Power-down circuit for a display device |
| CN1845233A (en) * | 2005-04-06 | 2006-10-11 | 中华映管股份有限公司 | Liquid crystal display and method for improving its afterimage phenomenon |
| CN101101385A (en) * | 2006-07-05 | 2008-01-09 | 群康科技(深圳)有限公司 | Discharge circuit and liquid crystal display device adopting the discharge circuit |
| CN101217026A (en) * | 2007-01-06 | 2008-07-09 | 三星电子株式会社 | Liquid crystal display and method for eliminating afterimage |
| CN101604515A (en) * | 2008-06-11 | 2009-12-16 | 美格纳半导体有限会社 | Discharge circuit and display device with discharge circuit |
| CN202473180U (en) * | 2012-01-12 | 2012-10-03 | 京东方科技集团股份有限公司 | Drive circuit and display device |
| CN202454227U (en) * | 2012-03-14 | 2012-09-26 | 京东方科技集团股份有限公司 | Afterimage elimination circuit and display device |
Cited By (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103761953A (en) * | 2014-01-28 | 2014-04-30 | 北京京东方显示技术有限公司 | Display control unit and display device |
| CN103761953B (en) * | 2014-01-28 | 2016-04-06 | 北京京东方显示技术有限公司 | A kind of indicative control unit and display device |
| CN103956130A (en) * | 2014-02-14 | 2014-07-30 | 友达光电股份有限公司 | Display and discharge control circuit thereof |
| CN103956130B (en) * | 2014-02-14 | 2016-05-18 | 友达光电股份有限公司 | display and discharge control circuit thereof |
| CN105206212A (en) * | 2015-08-27 | 2015-12-30 | 京东方科技集团股份有限公司 | Display panel and display apparatus |
| CN106652884B (en) * | 2017-03-23 | 2018-12-21 | 京东方科技集团股份有限公司 | Quick discharging circuit, display device, repid discharge method and display control method |
| WO2018171160A1 (en) * | 2017-03-23 | 2018-09-27 | 京东方科技集团股份有限公司 | Fast discharge circuit, display device, fast discharge method, and display control method |
| CN106652884A (en) * | 2017-03-23 | 2017-05-10 | 京东方科技集团股份有限公司 | Fast discharge circuit, display device, fast discharge method and display control method |
| US10650719B2 (en) | 2017-03-23 | 2020-05-12 | Boe Technology Group Co., Ltd. | Rapid discharging circuit, display device, rapid discharging method and display control method |
| US11189216B2 (en) | 2017-03-23 | 2021-11-30 | Ordos Yuansheng Optoelectronics Co., Ltd. | Rapid discharging circuit, display device, rapid discharging method and display control method |
| CN107507589A (en) * | 2017-08-29 | 2017-12-22 | 京东方科技集团股份有限公司 | A kind of charge/discharge control circuit and method, the display device of control sub-pix electric discharge |
| WO2019080600A1 (en) * | 2017-10-27 | 2019-05-02 | 京东方科技集团股份有限公司 | Shutdown discharge circuit and related method, driving circuit and display device |
| US10964242B2 (en) | 2017-10-27 | 2021-03-30 | Beijing Boe Display Technology Co., Ltd. | Power-off discharging circuit and relevant method, driving circuit and display device |
| WO2022242068A1 (en) * | 2021-05-18 | 2022-11-24 | 京东方科技集团股份有限公司 | Backlight module and display apparatus |
| US12158603B2 (en) | 2021-05-18 | 2024-12-03 | Beijing Boe Display Technology Co., Ltd. | Backlight module and display device |
| CN114765013A (en) * | 2022-05-23 | 2022-07-19 | 合肥京东方显示技术有限公司 | Display driving circuit, display driving method and related equipment |
| CN114765013B (en) * | 2022-05-23 | 2024-02-23 | 合肥京东方显示技术有限公司 | Display driving circuit, display driving method and related equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103034006B (en) | 2015-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103034006B (en) | Display module and display device | |
| CN106504720A (en) | Shift register cell and its driving method, gate drive apparatus and display device | |
| TWI410921B (en) | Display driving circuit and display driving method | |
| CN104795040A (en) | Array substrate, display device and shutdown ghost improving circuit for display device | |
| CN101976551B (en) | Display driving circuit, liquid crystal display and display driving method | |
| CN101320171A (en) | LCD and method for improving power-off ghost | |
| CN103247280A (en) | Chamfering circuit and control method thereof | |
| CN108257570A (en) | Eliminate control circuit, its control method and the liquid crystal display device of power-off ghost shadow | |
| CN104036747A (en) | Electronic device capable of reducing number of driver chips | |
| US10629154B2 (en) | Circuit for powering off a liquid crystal panel, peripheral drive device and liquid crystal panel | |
| CN104361866A (en) | Driving device and driving method of display panel and display device | |
| CN101546529A (en) | Liquid crystal display device | |
| CN101944344A (en) | Grid drive circuit | |
| JP2007011346A (en) | Display device and drive apparatus for the display device | |
| CN104916263A (en) | Display panel and driving method thereof | |
| CN105632565A (en) | Shifting register and driving method thereof, gate drive circuit and display device | |
| CN100426058C (en) | Liquid crystal display | |
| CN111028807A (en) | Driving circuit and driving method of liquid crystal display panel | |
| CN101556830B (en) | Shift register and grid electrode driving device thereof | |
| CN103151075B (en) | Shift register cell, shift register and scan method thereof, display device | |
| CN114578602B (en) | Control circuit, data driving chip and liquid crystal display device | |
| US8339346B2 (en) | Display panel driving voltage supply apparatus and method | |
| CN1953030B (en) | Control circuit device and liquid crystal display with the same | |
| CN101673519A (en) | Electronic device for improving picture quality and related method and liquid crystal display | |
| CN212570354U (en) | Liquid crystal display module discharge circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150506 Termination date: 20211123 |