CN102892249B - Pcb board single-point grounding processing method - Google Patents
Pcb board single-point grounding processing method Download PDFInfo
- Publication number
- CN102892249B CN102892249B CN201210309129.1A CN201210309129A CN102892249B CN 102892249 B CN102892249 B CN 102892249B CN 201210309129 A CN201210309129 A CN 201210309129A CN 102892249 B CN102892249 B CN 102892249B
- Authority
- CN
- China
- Prior art keywords
- pcb
- via hole
- layer
- pcb board
- metallized via
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structure Of Printed Boards (AREA)
Abstract
本发明提供了一种PCB板单点接地处理方法,用于电路设计中,包括以下步骤:提供一PCB板,该PCB板包括至少一个信号层和一主地平面层;设计一个PCB过孔封装,所述PCB过孔封装为一个金属化过孔,所述金属化过孔贯穿所述信号层和主地平面层;设置该金属化过孔与所述主地平面层的地平面导通,并在所述信号层上设置隔离所述金属化过孔的禁止布线区。本发明通过禁止布线区将金属化过孔与信号层的信号区隔离开来,设计效率高;且本发明通过设置一个PCB过孔封装实现单点接地设计,单点接地时只需调用该PCB过孔封装,无需布局工程师人为的增加过孔并隔离该过孔与各信号层的信号区,有效地降低了设计风险,提高设计效率。
The invention provides a single-point grounding processing method for a PCB board, which is used in circuit design, comprising the following steps: providing a PCB board, the PCB board includes at least one signal layer and a main ground plane layer; designing a PCB through-hole package , the PCB via hole is packaged as a metallized via hole, and the metallized via hole penetrates the signal layer and the main ground plane layer; the metallized via hole is set to conduct with the ground plane of the main ground plane layer, And a wiring-forbidden area is set on the signal layer to isolate the metallized via hole. The present invention isolates the metallized via hole from the signal area of the signal layer by prohibiting the wiring area, and the design efficiency is high; and the present invention realizes the single-point grounding design by setting a PCB via-hole package, and only needs to call the PCB for single-point grounding Through-hole packaging does not require layout engineers to artificially add vias and isolate the vias from the signal areas of each signal layer, effectively reducing design risks and improving design efficiency.
Description
技术领域 technical field
本发明涉及硬件电子类,尤其涉及一种PCB板单点接地处理方法。The invention relates to hardware electronics, in particular to a single-point grounding method for a PCB board.
背景技术 Background technique
随着电子产品轻薄小型化的发展,在电子硬件电路设计中,数模混合、高低频混合设计已非常普遍,通常需要把模拟电路、低频电路的地采用单点接地处理。单点接地是将各个电路模块的地线各自在某一点接到主地平面上。With the development of thin, light and miniaturized electronic products, digital-analog hybrid and high-low frequency hybrid designs have become very common in electronic hardware circuit design. It is usually necessary to use single-point grounding for analog circuits and low-frequency circuits. Single-point grounding is to connect the ground wires of each circuit module to the main ground plane at a certain point.
在PCB板(PrintedCircuitBoard,印刷电路板)设计时,针对硬件电路设计中的单点接地电路,需要布局(layout)工程师特别处理,例如,若需要模拟地接到主地平面层(MainGroundPanel),需要将其它布线层上模拟地附近的地割掉,直接打孔至主地平面层,使单点接地电路不和周边的其它地网络相连,只保留和主地平面层的连通性实现单点接地处理。When designing a PCB board (Printed Circuit Board, printed circuit board), for the single-point grounding circuit in the hardware circuit design, the layout (layout) engineer needs to deal with it specially. Cut off the ground near the analog ground on other wiring layers, and drill holes directly to the main ground plane layer, so that the single-point ground circuit is not connected to other surrounding ground networks, and only the connectivity with the main ground plane layer is retained to achieve single-point grounding deal with.
然而,这种靠人为处理的方式必然带来设计上的风险,布局工程师在忘记增加禁止布线区(RoutingKeepoutArea)或者忽略单点接地需求时,会出现电路设计上需要单点接地的电路没有单点接地,信号在地回路上产生干扰,造成信号完整性问题。However, this artificial approach will inevitably bring design risks. When the layout engineer forgets to increase the routing keepout area (RoutingKeepoutArea) or ignores the single-point grounding requirement, there will be no single-point grounding circuit in the circuit design. Grounded, the signal interferes on the ground loop, causing signal integrity issues.
因此,急需一种可解决上述问题的新的单点接地处理方法。Therefore, there is an urgent need for a new single-point grounding method that can solve the above problems.
发明内容 Contents of the invention
本发明的目的是提供一种PCB板单点接地处理方法,该PCB板单点接地处理方法可降低设计风险,提高设计效率。The object of the present invention is to provide a PCB single-point grounding processing method, which can reduce design risk and improve design efficiency.
为实现上述目的,本发明提供了一种PCB板单点接地处理方法,用于电路设计中的单点接地处理,包括以下步骤:提供一PCB板,所述PCB板包括至少一个信号层和一主地平面层;设计一个PCB过孔封装,所述PCB过孔封装为一个金属化过孔,所述金属化过孔贯穿所述信号层和主地平面层;设置所述金属化过孔与所述主地平面层的地平面导通,并在所述信号层上设置隔离所述金属化过孔的禁止布线区。In order to achieve the above object, the present invention provides a single-point grounding processing method for a PCB board, which is used for single-point grounding processing in circuit design, comprising the following steps: providing a PCB board, the PCB board includes at least one signal layer and a The main ground plane layer; design a PCB via hole package, the PCB via hole package is a metallized via hole, and the metallized via hole runs through the signal layer and the main ground plane layer; the metallized via hole and the main ground plane layer are set. The ground plane of the main ground plane layer is turned on, and a no-wiring area for isolating the metallized via holes is set on the signal layer.
与现有技术相比,本发明通过在信号层上设置禁止布线区,快速地将金属化过孔与信号区隔离开来,设计效率高;另一方面,本发明直接设计一个PCB过孔封装,通过该PCB过孔封装实现单点接地设计,需要时只需调用该PCB过孔封装,无需布局工程师人为的增加过孔并隔离该过孔与各信号层的信号区,有效地降低了设计风险,提高设计效率。Compared with the prior art, the present invention quickly isolates the metallized via hole from the signal area by setting a forbidden wiring area on the signal layer, and the design efficiency is high; on the other hand, the present invention directly designs a PCB via hole package , the single-point grounding design is realized through the PCB through-hole package. When necessary, only the PCB through-hole package is called, and the layout engineer does not need to artificially increase the via and isolate the via from the signal area of each signal layer, effectively reducing the design time. risk and improve design efficiency.
较佳地,所述金属化过孔为埋孔(BuriedVia),所述PCB板还包括位于所述PCB板上下表面的上元件面和下元件面,所述上元件面和下元件面覆盖所述金属化过孔。Preferably, the metallized vias are buried vias (BuriedVia), and the PCB board also includes an upper component surface and a lower component surface located on the upper and lower surfaces of the PCB board, and the upper component surface and the lower component surface cover all metallized vias.
较佳地,所述金属化过孔为通孔(ThroughVia),所述PCB板还包括位于所述PCB板上下表面的上元件面和下元件面,所述金属化过孔贯穿所述上元件面和下元件面,且所述上元件面和下元件面上设置有隔离所述金属化过孔的禁止布线区。Preferably, the metallized via hole is a through hole (ThroughVia), and the PCB board also includes an upper element surface and a lower element surface located on the lower surface of the PCB board, and the metallized via hole runs through the upper element surface and the lower element surface, and the upper element surface and the lower element surface are provided with forbidden wiring areas for isolating the metallized via holes.
较佳地,所述PCB板为N层板,所述N为大于等于4的整数。即所述PCB板可以是4层板、6层板、8层板等等。Preferably, the PCB board is an N-layer board, and the N is an integer greater than or equal to 4. That is, the PCB board can be a 4-layer board, a 6-layer board, an 8-layer board or the like.
附图说明 Description of drawings
图1是本发明所述PCB板单点接地处理方法的流程图。FIG. 1 is a flow chart of the method for processing single-point grounding of a PCB board according to the present invention.
图2是本发明第一实施例中所述PCB过孔封装的结构图。Fig. 2 is a structural diagram of the PCB through-hole package in the first embodiment of the present invention.
图3是本发明第二实施例中所述PCB过孔封装的结构图。Fig. 3 is a structural diagram of the PCB through-hole package in the second embodiment of the present invention.
具体实施方式 detailed description
为详细说明本发明的技术内容、构造特征、所实现目的及效果,以下结合实施方式并配合附图详予说明。In order to describe the technical content, structural features, achieved goals and effects of the present invention in detail, the following will be described in detail in conjunction with the embodiments and accompanying drawings.
参考图1,本发明提供了一种PCB板单点接地处理方法100,用于电路设计中的单点接地处理,包括以下步骤:(11)提供一PCB板,所述PCB板包括至少一个信号层和一主地平面层;设计一个PCB过孔封装,所述PCB过孔封装为一个金属化过孔,所述金属化过孔贯穿所述信号层和主地平面层;(12)设置该金属化过孔与所述主地平面层的地平面导通,并在所述信号层上设置隔离所述金属化过孔的禁止布线区。Referring to Fig. 1, the present invention provides a single-point grounding processing method 100 for a PCB board, which is used for single-point grounding processing in circuit design, comprising the following steps: (11) providing a PCB board, the PCB board includes at least one signal layer and a main ground plane layer; design a PCB via package, the PCB via package is a metallized via hole, and the metallized via hole runs through the signal layer and the main ground plane layer; (12) set the The metallized via hole is connected to the ground plane of the main ground plane layer, and a no-wiring area is provided on the signal layer to isolate the metallized via hole.
参考图2,为本发明第一实施例中所述PCB过孔封装的结构图,其PCB板20为八层板,包括五个信号层S1、S2、S3、S4、S5,一个主地平面层MG,一个上元件面TS,一个下元件面BS,所述主地平面层MG位于第三层,该PCB过孔封装200包括金属化过孔21,所述金属化过孔21为埋孔(BuriedVia),该金属化过孔21贯穿五个信号层S1、S2、S3、S4、S5、主地平面层MG,所述上元件面TS和下元件面BS覆盖该金属化过孔21,且该金属化过孔21与所述主地平面层MG的地平面22导通,所述信号层S1、S2、S3、S4、S5上分别设置有禁止布线区23以隔离所述金属化过孔21与所述信号层S1、S2、S3、S4、S5的信号区。Referring to FIG. 2 , it is a structural diagram of the PCB through-hole package in the first embodiment of the present invention, and its PCB board 20 is an eight-layer board, including five signal layers S1, S2, S3, S4, and S5, and a main ground plane Layer MG, an upper component surface TS, a lower component surface BS, the main ground plane layer MG is located on the third layer, the PCB through-hole package 200 includes a metallized via 21, and the metallized via 21 is a buried hole (BuriedVia), the metallized via hole 21 runs through the five signal layers S1, S2, S3, S4, S5, and the main ground plane layer MG, and the upper element surface TS and the lower element surface BS cover the metallized via hole 21, And the metallized via hole 21 is connected to the ground plane 22 of the main ground plane layer MG, and the signal layers S1, S2, S3, S4, and S5 are respectively provided with forbidden wiring areas 23 to isolate the metallized via hole. The holes 21 are connected to the signal areas of the signal layers S1 , S2 , S3 , S4 , S5 .
当然,所述PCB板20还可以为其他多层板,如4层板、6层板等等,主地平面层MG可以设置为多层板中除去上元件面TS和下元件面BS外的任意一个内层,并不局限于第三层。Of course, the PCB board 20 can also be other multilayer boards, such as 4-layer boards, 6-layer boards, etc., and the main ground plane layer MG can be set as the multilayer board except the upper component surface TS and the lower component surface BS. Any inner layer, not limited to the third layer.
参考图3,为本发明第二实施例中所述PCB过孔封装的结构图,区别于第一实施例:该PCB过孔封装200’的金属化过孔21’为通孔(ThroughVia),该金属化过孔21’贯穿信号层S1、S2、S3、S4、S5、主地平面层MG、上元件面TS和下元件面BS,且该金属化过孔21’与所述主地平面层MG的地平面22导通,所述信号层S1、S2、S3、S4、S5上分别设置禁止布线区23以隔离所述金属化过孔21’与所述信号层S1、S2、S3、S4、S5的信号区,所述上元件面TS和下元件面BS上分别设置禁止布线区23以隔离所述金属化过孔21’与上元件面TS、下元件面BS。Referring to FIG. 3 , it is a structural diagram of the PCB through-hole package in the second embodiment of the present invention, which is different from the first embodiment: the metallized via 21 ′ of the PCB through-hole package 200 ′ is a through hole (ThroughVia), The metallized via hole 21' runs through the signal layers S1, S2, S3, S4, S5, the main ground plane layer MG, the upper element surface TS and the lower element surface BS, and the metallized via hole 21' is connected to the main ground plane The ground plane 22 of the layer MG is turned on, and the signal layers S1, S2, S3, S4, S5 are respectively provided with forbidden wiring regions 23 to isolate the metallized via hole 21' from the signal layers S1, S2, S3, In the signal areas of S4 and S5, the upper element surface TS and the lower element surface BS are respectively provided with a wiring prohibition area 23 to isolate the metallized via hole 21' from the upper element surface TS and the lower element surface BS.
综上,本发明通过禁止布线区23快速地将金属化过孔21、21’与除去地平面22外的其他各层隔离开来,提高设计效率;另一方面,本发明直接设计一个PCB过孔封装200、200’,通过该PCB过孔封装200、200’实现单点接地设计,使用时只需调用该PCB过孔封装200、200’即可,无需布局工程师人为的增加过孔并隔离该过孔与各信号层的信号区、元件面,有效地降低了设计风险,提高设计效率。To sum up, the present invention quickly isolates the metallized vias 21, 21' from other layers except the ground plane 22 by prohibiting the wiring area 23 to improve design efficiency; on the other hand, the present invention directly designs a PCB via Hole package 200, 200', through the PCB through-hole package 200, 200' to achieve single-point grounding design, only need to call the PCB through-hole package 200, 200' when using, no need for layout engineers to artificially increase via holes and isolate The via hole and the signal area and component surface of each signal layer effectively reduce the design risk and improve the design efficiency.
以上所揭露的仅为本发明的优选实施例而已,当然不能以此来限定本发明之权利范围,因此依本发明申请专利范围所作的等同变化,仍属本发明所涵盖的范围。What is disclosed above is only a preferred embodiment of the present invention, and of course it cannot limit the scope of rights of the present invention. Therefore, equivalent changes made according to the patent scope of the present invention still fall within the scope of the present invention.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210309129.1A CN102892249B (en) | 2012-08-27 | 2012-08-27 | Pcb board single-point grounding processing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210309129.1A CN102892249B (en) | 2012-08-27 | 2012-08-27 | Pcb board single-point grounding processing method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102892249A CN102892249A (en) | 2013-01-23 |
CN102892249B true CN102892249B (en) | 2016-04-20 |
Family
ID=47535554
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210309129.1A Expired - Fee Related CN102892249B (en) | 2012-08-27 | 2012-08-27 | Pcb board single-point grounding processing method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102892249B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103716981B (en) * | 2013-12-30 | 2017-11-17 | 惠州Tcl家电集团有限公司 | The PCB and its wiring method of stable clock signal |
TWI583297B (en) * | 2014-12-11 | 2017-05-11 | Kuang Ying Computer Equipment Co Ltd | Isolate the signal to interfere with the circuit board structure |
CN105070704B (en) * | 2015-08-17 | 2017-07-28 | 成都振芯科技股份有限公司 | The wire structures of isolation between a kind of raising multi channel signals |
CN106507581A (en) * | 2016-12-30 | 2017-03-15 | 深圳天珑无线科技有限公司 | Circuit board and its processing technique |
CN106793467B (en) * | 2017-01-03 | 2019-10-25 | 奇酷互联网络科技(深圳)有限公司 | Realize method, single-point grounding PCB encapsulation and the printed circuit board of single-point grounding design |
CN110519913A (en) * | 2019-09-23 | 2019-11-29 | 努比亚技术有限公司 | A kind of method, encapsulation and printed circuit board for realizing PCB single-point grounding design |
CN113657070B (en) * | 2021-08-10 | 2023-10-17 | 苏州悦谱半导体有限公司 | Automatic line and hole shifting detection and optimization method based on CAM system |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN202310268U (en) * | 2011-10-10 | 2012-07-04 | 惠州Tcl移动通信有限公司 | Analog signal single point grounding structure for multi-layer printed circuit board (PCB) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6670559B2 (en) * | 2000-12-13 | 2003-12-30 | International Business Machines Corp. | Electromagnetic shield for printed circuit boards |
WO2006009274A1 (en) * | 2004-07-23 | 2006-01-26 | Nec Corporation | Composite via structures and filters in multilayer printed circuit boards |
JP5088135B2 (en) * | 2005-10-18 | 2012-12-05 | 日本電気株式会社 | Vertical signal path, printed circuit board having the same, and semiconductor package having the printed circuit board and a semiconductor element |
CN1980532A (en) * | 2005-11-30 | 2007-06-13 | 英业达股份有限公司 | Arc winding system and method |
CN101389183A (en) * | 2007-09-10 | 2009-03-18 | 英业达股份有限公司 | Through hole area design system and method for differential signal line |
-
2012
- 2012-08-27 CN CN201210309129.1A patent/CN102892249B/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN202310268U (en) * | 2011-10-10 | 2012-07-04 | 惠州Tcl移动通信有限公司 | Analog signal single point grounding structure for multi-layer printed circuit board (PCB) |
Also Published As
Publication number | Publication date |
---|---|
CN102892249A (en) | 2013-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102892249B (en) | Pcb board single-point grounding processing method | |
KR101075302B1 (en) | Microelectronic substrate including embedded components and spacer layer and method of forming same | |
US8319113B2 (en) | Printed circuit board with reduced dielectric loss | |
US11076493B2 (en) | Implementing high-speed signaling via dedicated printed circuit-board media | |
TW201517699A (en) | Flexible printed circuit board and method for manufacturing same | |
CN105578714A (en) | A new laminate structure of multi-layer high-speed PCB and signal via hole optimization method | |
JP2019102536A (en) | Multilayer circuit board | |
JPWO2009050843A1 (en) | Electronic devices | |
TWI505559B (en) | Device and grounding device for enhancing ems and wireless communication device | |
JP6042028B2 (en) | High frequency package | |
CN103906350A (en) | Wiring method for reducing high-speed crosstalk | |
WO2016202152A1 (en) | Chip packaging carrier, chip and circuit board | |
CN103889145A (en) | Circuit board and electronic assembly | |
US8737081B2 (en) | Cover structure and manufacturing method thereof | |
RU2014124938A (en) | PROTECTED CIRCUIT BOARDS | |
TW201822327A (en) | Chip on film package structure | |
CN102196656B (en) | Circuit layout method and layout circuit using this method | |
US11388821B2 (en) | Thin film capacitors for core and adjacent build up layers | |
US20130092427A1 (en) | Printed circuit board capable of limiting electromagnetic interference | |
CN103327800B (en) | The suppressing method of the radiation-emitting of Magnetic isolation communication equipment in a kind of power system | |
US20140216802A1 (en) | Substrate structure and the process manufacturing the same | |
Di Febo et al. | Impact of planar electromagnetic band-gap structures on IR-DROP and signal integrity in high speed printed circuit boards | |
CN205378338U (en) | Electromagnetic interference resistance printed circuit board | |
JP2014078589A (en) | Printed board and design method of the same | |
US20170318664A1 (en) | Electrical shielding using bar vias and associated methods |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Changan town in Guangdong province Dongguan 523860 usha Beach Road No. 18 Patentee after: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS Corp.,Ltd. Address before: Changan town in Guangdong province Dongguan 523860 usha Beach Road No. 18 Patentee before: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS Corp.,Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160420 |