[go: up one dir, main page]

CN102655415B - A kind of Viterbi decoding device and method - Google Patents

A kind of Viterbi decoding device and method Download PDF

Info

Publication number
CN102655415B
CN102655415B CN201210116667.9A CN201210116667A CN102655415B CN 102655415 B CN102655415 B CN 102655415B CN 201210116667 A CN201210116667 A CN 201210116667A CN 102655415 B CN102655415 B CN 102655415B
Authority
CN
China
Prior art keywords
unit
length
path
decoding
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210116667.9A
Other languages
Chinese (zh)
Other versions
CN102655415A (en
Inventor
李帅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Techtotop Microelectronics Co Ltd
Original Assignee
Techtotop Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Techtotop Microelectronics Co Ltd filed Critical Techtotop Microelectronics Co Ltd
Priority to CN201210116667.9A priority Critical patent/CN102655415B/en
Publication of CN102655415A publication Critical patent/CN102655415A/en
Application granted granted Critical
Publication of CN102655415B publication Critical patent/CN102655415B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Error Detection And Correction (AREA)

Abstract

A kind of Viterbi decoding device, comprise input-buffer and selected cell, branch metric unit, Jia-ratio-menu unit, path metric memory unit, path survivable memory unil, trace unit, described device also comprises: signal reliability test cell, for outputing signal reliability data to signal testing; Code element expanding element, for according to described signal reliability data, calculates the Baud Length needing expansion, and described Baud Length is outputted to described input-buffer and selected cell and described trace unit, expands for code element.After adopting technical scheme of the present invention, effectively can improve the error correcting capability to burst error code; The method is by force pointed, adjusts in real time, simple to operate, the advantage easily realized.

Description

一种维特比译码装置和方法A Viterbi decoding device and method

技术领域 technical field

本发明涉及一种维特比译码装置和方法,尤其是一种提高维特比截短译码纠错能力的装置和方法。 The invention relates to a Viterbi decoding device and method, in particular to a device and method for improving the error correction capability of Viterbi truncated decoding.

背景技术 Background technique

信道编码是数字通信系统可靠性的有效方法,维特比译码主要是针对卷积码这种信道编码方式的译码技术,其基本思想是对接收序列与所有可能的发送序列进行比较,从中选择与接收序列汉明距离最小的发送序列作为译码输出。这种译码对离散的随机错码有很好的纠错能力,对连续的突发错码的纠错能力有限,最佳的维特比译码性能是在整帧,即全部信息接收完毕之后再找出最佳路径作为译码结果,但当发送序列较长时,需要的存储量很大,同时也使得译码延时过长,不能满足实时通信的要求。所以目前维特比译码具体实现通常都会采取截短译码的方式,即当译码器中存储的路径长度达到某个指定译码深度L时,就选取量度最小的一条路径作为幸存路径,并根据编码规则输出对应的信息码元,然后再计算下一级L深度的幸存路径,对(n,k,N)的卷积形式(k为每组输入二进信息码元的数目,n为编码输出组码元的数目,N为约束长度)而言,通常取L>5KN-1(L为k的整数倍)。基本的做法如附图1所示,各功能单元配合实现维特比截短译码,其中回溯长度即是译码深度L。 Channel coding is an effective method for the reliability of digital communication systems. Viterbi decoding is mainly a decoding technology for channel coding such as convolutional codes. Its basic idea is to compare the received sequence with all possible transmitted sequences, and choose The transmitted sequence with the minimum Hamming distance from the received sequence is output as the decoded sequence. This kind of decoding has a good error correction ability for discrete random error codes, and has limited error correction ability for continuous burst error codes. The best Viterbi decoding performance is after the entire frame, that is, after all information has been received. Then find the best path as the decoding result, but when the sending sequence is long, the required storage capacity is large, and the decoding delay is too long, which cannot meet the requirements of real-time communication. Therefore, the actual implementation of Viterbi decoding usually adopts the method of truncated decoding, that is, when the length of the path stored in the decoder reaches a specified decoding depth L, the path with the smallest measure is selected as the survival path, and Output the corresponding information symbols according to the encoding rules, and then calculate the surviving path of the next level of L depth, the convolution form of (n, k, N) (k is the number of input binary information symbols in each group, and n is In terms of the number of encoded output group symbols, N is the constraint length), usually L>5KN-1 (L is an integer multiple of k). The basic method is shown in Fig. 1, each functional unit cooperates to realize Viterbi truncated decoding, wherein the backtracking length is the decoding depth L.

截短译码方式把输入的一长串序列分为了若干段,给相邻段序列衔接处的译码增添了错误概率。实际应用中发现,当衔接处出现对于整帧译码能够纠正过来的突发错码时,截短译码方式却无法保障该处结果的准确性。以(2,1,7)的卷积码形式,帧长550,译码深度为35的例子做说明,维特比译码器中长串的输入序列被分成的段落结束位置分别是70、140、210、280…,当这些结束位置附近一旦出现突发错码(该突发错码在(2,1,7)卷积形式的维特比整帧译码容忍范围内),则会在最终结果序列的35、70、105、140…附近出现错误译码。虽然在衔接处出现突发错码的概率并不是很高,但是当分出的序列数越多时,译码错误的概率也会随之增高,这样不利于维特比截短译码的大规模及高效应用。 The truncated decoding method divides a long series of input sequences into several segments, which increases the error probability for the decoding of adjacent segment sequences. In practical applications, it is found that when there is a sudden error code that can be corrected for the whole frame decoding at the connection point, the truncation decoding method cannot guarantee the accuracy of the result at this point. In the form of (2,1,7) convolutional code, the frame length is 550, and the decoding depth is 35. The end positions of the paragraphs into which the long input sequence in the Viterbi decoder is divided are 70 and 140 respectively. , 210, 280..., when a burst error code occurs near these end positions (the burst error code is within the tolerance range of the Viterbi full-frame decoding in the (2,1,7) convolution form), it will be in the final Error decoding occurs around 35, 70, 105, 140... of the resulting sequence. Although the probability of burst error codes at the junction is not very high, when the number of separated sequences increases, the probability of decoding errors will increase accordingly, which is not conducive to the large-scale and high-efficiency of Viterbi truncation decoding. application.

申请号为02121004.7,公开号为CN1159933C的中国发明专利“通用的卷积编码器和维特比译码器”中设计的通用维特比译码器即是在附图1的基础上添加了控制单元,能够对帧长、码率、约束长度、生成多项式及信道类型进行参数配置,以真正实现通用性,其中提及到“在译码器接口电路处设置一个门限比较电路,当帧长低于某一门限时,采用结尾译码算法,当帧长超过某一门限时,采用截短译码算法”,但并没有提出截短译码算法在衔接处的不足及解决方案。 The application number is 02121004.7, and the publication number is CN1159933C. The general-purpose Viterbi decoder designed in the Chinese invention patent "Universal Convolutional Encoder and Viterbi Decoder" is to add a control unit on the basis of accompanying drawing 1, Parameters can be configured for frame length, code rate, constraint length, generator polynomial, and channel type to truly achieve versatility. It is mentioned that "a threshold comparison circuit is set at the decoder interface circuit. When the frame length is lower than a certain When a threshold is reached, the end decoding algorithm is used, and when the frame length exceeds a certain threshold, the truncated decoding algorithm is used", but the shortcomings and solutions of the truncated decoding algorithm at the connection are not proposed.

发明内容 Contents of the invention

本发明的目的是提供一种针对维特比截短译码方式中衔接处突发干扰消除的方法,通过所译卷积码(n,k,N)的形式以及输入信号的可靠性,自适应确定扩展码元长度,再根据扩展码元的长度调整输入缓存及选择单元、路径度量存储单元及回溯单元的处理方式,以规避衔接处突发错码带来的错误译码,提高维特比截短译码性能,达到同维特比整帧译码相当的译码效果。 The purpose of the present invention is to provide a method for eliminating burst interference at the junction in the Viterbi truncated decoding mode, through the form of the decoded convolutional code (n, k, N) and the reliability of the input signal, adaptive Determine the length of the extended symbol, and then adjust the processing methods of the input buffer and selection unit, the path metric storage unit, and the backtracking unit according to the length of the extended symbol, so as to avoid the error decoding caused by the burst error code at the connection point and improve the Viterbi interception rate. The short decoding performance achieves a decoding effect equivalent to Viterbi whole frame decoding.

本发明提供一种维特比译码装置,包含输入缓存及选择单元,用于接收数据输入和信号时钟;分支度量单元,用于将所述输入缓存及选择单元的输出数据分成不同的分支和计算路径度量值;加-比-选单元,用于累加所述分支度量单元输出的路径度量值,选取出幸存路径;路径度量存储单元,用于存储所述加-比-选单元输出的路径度量值,并返回给所述加-比-选单元做累加的初始值;幸存路径存储单元,用于存储所述加-比-选单元选取出的所述幸存路径;回溯单元,用于根据所述幸存路径存储单元输出的所述幸存路径中,选取出最佳路径,并做回溯处理,输出译码结果;所述装置还包括:信号可靠性测试单元,用于对信号测试并输出信号可靠度数据;码元扩展单元,用于根据所述信号可靠度数据和卷积码形式,计算出需要扩展的码元长度,并将所述码元长度输出到所述输入缓存及选择单元和所述回溯单元,用于码元扩展。 The present invention provides a Viterbi decoding device, comprising an input buffer and selection unit for receiving data input and a signal clock; a branch measurement unit for dividing the output data of the input buffer and selection unit into different branches and calculating Path metric value; add-comparison-selection unit, for accumulating the path metric value output by the branch metric unit, to select a surviving path; path metric storage unit, for storing the path metric output by the add-comparison-selection unit value, and return to the addition-comparison-selection unit to do the initial value of accumulation; the survival path storage unit is used to store the survival path selected by the addition-comparison-selection unit; the backtracking unit is used to Among the surviving paths output by the surviving path storage unit, select the best path, and perform backtracking processing, and output the decoding result; the device also includes: a signal reliability testing unit, which is used to test the signal and output the signal reliability degree data; a symbol extension unit, used to calculate the symbol length that needs to be extended according to the signal reliability data and the convolutional code form, and output the symbol length to the input buffer and selection unit and the The backtracking unit is used for code element expansion.

更进一步,所述信号可靠性测试单元对输入信号进行实时检测,输出所述信号可靠度数据。 Furthermore, the signal reliability testing unit detects the input signal in real time, and outputs the signal reliability data.

更进一步,所述信号可靠性测试单元对所述回溯单元的所述译码结果进行实时检测,输出所述信号可靠度数据。 Furthermore, the signal reliability testing unit detects the decoding result of the traceback unit in real time, and outputs the signal reliability data.

更进一步,所述输入缓存及选择单元根据维特比译码(n,k,N)的卷积形式、所述码元长度M,和回溯长度L,将输入的整帧数据划分成长度为的段落序列。 Furthermore, the input buffer and selection unit divides the input whole frame data into lengths according to the convolution form of Viterbi decoding (n, k, N), the symbol length M, and the traceback length L sequence of paragraphs.

更进一步,输入数据帧长小于,则直接采用结尾译码算法。 Furthermore, the input data frame length is less than , the end decoding algorithm is directly adopted.

更进一步,每一所述段落序列的最后扩展P个码元,,且上一段落序列扩展的P个码元,同时作为下一段序列开始的P个码元。 Furthermore, the last extension of P symbols in each of the paragraph sequences, , and the extended P symbols of the previous sequence are simultaneously used as the P symbols at the beginning of the next sequence.

更进一步,所述加-比-选单元状态数和加-比-选分支单元数均为2K(N-1),所述加-比-选单元对每一状态处可能的路径度量进行累加,并选取最小度量处的路径作为该状态的幸存路径。 Furthermore, the number of states of the add-comparison-selection unit and the number of branch units of the add-comparison-selection are both 2 K(N-1) , and the add-comparison-selection unit performs a possible path metric at each state Accumulate, and select the path at the minimum metric as the surviving path of this state.

更进一步,所述路径度量存储单元在存储路径长度等于回溯长度时,记录此刻的路径度量值,且在下一段落序列开始时,回送到所述加-比-选单元作为初始值。 Furthermore, the path metric storage unit records the path metric value at the moment when the stored path length is equal to the backtracking length, and sends it back to the add-compare-select unit as an initial value when the next sequence starts.

更进一步,所述回溯单元根据所述码元扩展单元的所述码元长度,当路径存储长度达到L+M时,标志本段落序列译码完成,且开始在所述幸存路径存储单元中选取路径度量值最小的作为最佳路径,选取最佳路径的前L长度序列作为该段落的译码结果输出。 Furthermore, according to the symbol length of the symbol extension unit, when the path storage length reaches L+M, the backtracking unit marks that the decoding of this paragraph sequence is completed, and starts to select in the survivor path storage unit The path with the smallest metric value is regarded as the best path, and the first L-length sequence of the best path is selected as the decoding result of this paragraph and output.

更进一步,所述装置还包括参数配置及控制单元,用于接收配置参数信息,所述参数包括帧长、卷积码形式和回溯长度,并对所述输入缓存及选择单元,所述分支度量单元,所述加-比-选单元,所述码元扩展单元和所述回溯单元进行初始化操作。 Furthermore, the device also includes a parameter configuration and control unit, configured to receive configuration parameter information, the parameters include frame length, convolutional code format and backtracking length, and for the input buffer and selection unit, the branch metric unit, the add-compare-select unit, the symbol extension unit and the traceback unit perform initialization operations.

本发明还提供一种维特比译码方法,所述方法包括: The present invention also provides a Viterbi decoding method, the method comprising:

步骤一,进行信号可靠度检测; Step 1, performing signal reliability detection;

步骤二,确定扩展码元长度M; Step 2, determine the extension symbol length M;

步骤三,根据卷积码形式(n,k,N)、码元长度M和回溯长度L对所述输入数据做截短处理; Step 3, performing truncation processing on the input data according to the convolutional code form (n, k, N), the symbol length M and the backtracking length L;

步骤四,判断输入数据帧长是否大于,是,则进行步骤五,否,则对所述数据进行结尾译码后,跳转到步骤九; Step 4, determine whether the input data frame length is greater than , yes, then proceed to step five, if not, then jump to step nine after the end decoding is performed on the data;

步骤五,进行分支度量计算; Step 5, perform branch metric calculation;

步骤六,循环进行加-比-选操作,并存储结果,直到路径存储长度为L+M时,转到步骤七; Step 6: Carry out add-comparison-select operation in a loop, and store the result until the storage length of the path is L+M, then go to step 7;

步骤七,在所有存储路径中判断最佳匹配路径,并回溯所述最佳匹配路径前L长度的序列作为译码结果; Step 7, judging the best matching path among all storage paths, and backtracking the sequence of length L before the best matching path as the decoding result;

步骤八,判断整帧数据是否完成,是,则跳转到步骤九,否,则跳转到步骤一,且步骤六中所述加-比-选单元取上一轮路径存储长度为L时的存储值作为初始值; Step 8, judge whether the entire frame of data is completed, if yes, then jump to step 9, if not, then jump to step 1, and the addition-comparison-selection unit described in step 6 takes the last round of path storage length as L The stored value of is used as the initial value;

步骤九,译码结束,输出结果。 Step 9, the decoding is completed, and the result is output.

更近一步,所述步骤一中所述信号可靠度检测是对所述输入数据进行实时检测,输出信号可靠度数据。 Furthermore, the signal reliability detection in the first step is to perform real-time detection on the input data, and output signal reliability data.

更近一步,所述步骤一中所述信号可靠度检测是对所述译码结果进行实时检测,输出信号可靠度数据。 Furthermore, the signal reliability detection in the first step is to perform real-time detection on the decoding result, and output signal reliability data.

更近一步,在所述步骤一之前,增加参数配置步骤,根据控制要求,配置相应的参数。 In a further step, before the first step, a parameter configuration step is added, and corresponding parameters are configured according to control requirements.

更近一步,所述参数包括,帧长、卷积码形式(n,k,N)和回溯长度L。 Further, the parameters include frame length, convolutional code form (n, k, N) and traceback length L.

采用本发明的技术方案后,能有效提高对突发错码的纠错能力;该方法具有针对性强,实时调整,操作简单,易实现的优点。 After adopting the technical scheme of the invention, the error correction capability for burst error codes can be effectively improved; the method has the advantages of strong pertinence, real-time adjustment, simple operation and easy realization.

附图说明 Description of drawings

图1是传统维特比译码器的功能单元框图; Fig. 1 is a functional unit block diagram of a traditional Viterbi decoder;

图2是本发明实施例的一种维特比译码器功能单元框图; Fig. 2 is a kind of Viterbi decoder functional unit block diagram of the embodiment of the present invention;

图3是本发明实施例数据分段示意图; Fig. 3 is a schematic diagram of data segmentation according to an embodiment of the present invention;

图4是本发明一种实施例数据处理流程图; Fig. 4 is a flow chart of data processing according to an embodiment of the present invention;

图5是本发明实施例的一种维特比译码器功能单元框图; Fig. 5 is a kind of Viterbi decoder functional unit block diagram of the embodiment of the present invention;

图6是本发明实施例的一种维特比译码器功能单元框图; Fig. 6 is a kind of Viterbi decoder functional unit block diagram of the embodiment of the present invention;

图7是本发明一种实施例数据处理流程图; Fig. 7 is a flow chart of data processing in an embodiment of the present invention;

图8是本发明仿真测试性能比较图。 Fig. 8 is a comparison diagram of simulation test performance of the present invention.

具体实施方式 detailed description

为了使本发明的目的、技术方案及优点更加清楚明白,以下结合附图及实施例,对本发明进行进一步详细说明。应当理解,此处所描述的具体实施例仅仅用以解释本发明,并不用于限定本发明。 In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

本发明是在传统的维特比译码操作基础上,增添了信号可靠性测试及码元扩展功能单元,具体的实施方式包括针对某一特定(n,k,N)卷积形式的维特比译码,可以任意配置(n,k,N)形式的通用性维特比译码;带前导信号可靠性检测的实施方式,带反馈信号可靠性检测的实施方式等。本领域的一般技术人员将认识到,使用本发明的方案还可以实现许多可选的实施例,并且本发明并不限于用于讲解目的的实施例。 Based on the traditional Viterbi decoding operation, the present invention adds signal reliability testing and symbol extension functional units. The specific implementation includes Viterbi decoding for a specific (n, k, N) convolution form. The code can be arbitrarily configured (n, k, N) general-purpose Viterbi decoding; the implementation mode with the reliability detection of the preamble signal, the implementation mode with the reliability detection of the feedback signal, etc. Those skilled in the art will recognize that many alternative embodiments can be accomplished using the aspects of the present invention and that the invention is not limited to the embodiments illustrated for explanatory purposed.

本发明第一种实施例: First embodiment of the present invention:

附图2为针对某一特定(n,k,N)卷积形式的改进维特比译码功能框图,回溯长度设定为L,201为信号可靠性测试单元;202为码元扩展单元,203为输入缓存及选择单元,204为分支度量单元,205为加-比-选单元,206为路径度量存储单元,207为幸存路径存储单元,208为回溯单元。这里假定该特定卷积码形式为(2,1,7),回溯长度L设定为35。 Accompanying drawing 2 is the improved Viterbi decoding functional block diagram for a specific (n, k, N) convolution form, and the backtracking length is set as L, and 201 is a signal reliability testing unit; 202 is a symbol extension unit, 203 204 is a branch metric unit, 205 is an add-compare-select unit, 206 is a path metric storage unit, 207 is a survivor path storage unit, and 208 is a backtracking unit. It is assumed here that the specific convolutional code is in the form of (2,1,7), and the traceback length L is set to 35.

具体工作原理及技术要点是: The specific working principle and technical points are:

信号可靠性测试单元201要在整帧数据输入的过程中,对信号进行实时检测,主要针对连续的突发错码,得出信号可靠度指标; The signal reliability testing unit 201 will detect the signal in real time during the whole frame data input process, mainly for continuous burst error codes, to obtain the signal reliability index;

码元扩展单元202,根据卷积码形式(n,k,N),以及接收到的信号可靠性指标(主要是连续突发错码的码元数目X),能够自适应的调整出需要扩展的码元长度M,调整的过程遵循公式(1): The symbol extension unit 202, according to the convolutional code form (n, k, N) and the received signal reliability index (mainly the number of symbols X of continuous burst error codes), can adaptively adjust the required extension The symbol length M, the adjustment process follows the formula (1):

(1) (1)

公式(1)中,Xmax是针对(n,k,N)形式的卷积码采取维特比整帧译码方式时能够容忍的最大突发错码数目,一旦信号可靠性比较差,突发错码数目超过Xmax时,即使整帧译码都无法纠正该错码,这是维特比译码纠错能力的极限。所以本发明中提到的扩展码长方式也有同样的上限,当X>Xmax时,M的值怎么变化都不能再实现突发错码的修正,因此令M=0。对该举例中的卷积码形式(2,1,7)而言,存在M的调整规律,如公式(2)所示: In formula (1), Xmax is the maximum number of burst errors that can be tolerated when the Viterbi full-frame decoding method is adopted for convolutional codes of the form (n, k, N). Once the signal reliability is relatively poor, the burst error When the number of codes exceeds Xmax, the error code cannot be corrected even if the whole frame is decoded, which is the limit of the error correction capability of Viterbi decoding. Therefore, the extended code length method mentioned in the present invention also has the same upper limit. When X>Xmax, how the value of M changes can no longer realize the correction of burst error codes, so M=0. For the convolutional code form (2,1,7) in this example, there is an adjustment rule of M, as shown in formula (2):

(2) (2)

输入缓存及选择单元203根据扩展码元长度M,将输入的整帧数据分成长度为2(35+M)的段落单元,并能够实现图3所示的数据传输方式,每一段序列中扩展的最后2M个码元,不会被丢掉,而是在随后的一段序列中作为开始的2M个码元,重新再译码一次,如附图3所示。 Input buffering and selection unit 203 divides the whole frame data of input into paragraph units with a length of 2 (35+M) according to the extended symbol length M, and can realize the data transmission mode shown in Fig. 3 , the extended in each segment sequence The last 2M code elements will not be lost, but will be decoded again as the first 2M code elements in a subsequent sequence, as shown in FIG. 3 .

分支度量单元204依据不同的卷积形式,形成不同的分支,并根据相应的分支度量计算公式算出每种可能的度量值(即码距); The branch metric unit 204 forms different branches according to different convolution forms, and calculates each possible metric value (ie code distance) according to the corresponding branch metric calculation formula;

加-比-选单元205,对于约束长度为N的卷积码,其状态数为2N-1,(2,1,7)形式的卷积码状态数为64,该单元拥有和状态数对等的加-比-选分支单元,能够从路径存储单元206中读取上一次对应分支的路径度量结果做为初值,对每一状态处可能的路径度量进行累加,并比较选择出最小路径度量值,并保留此路径作为该状态的幸存路径; Add-comparison-selection unit 205, for a convolutional code with a constraint length of N, its number of states is 2N-1, and the number of states of a convolutional code in the form of (2,1,7) is 64, and this unit has a pair of sums of states The addition-comparison-selection branch unit can read the path metric result of the last corresponding branch from the path storage unit 206 as an initial value, accumulate the possible path metrics at each state, and compare and select the minimum path metric, and keep this path as the surviving path for that state;

路径度量存储单元206,除了传统方法中存储每一次得出的对应于各个状态处的路径度量值,并送回给加-比-选单元做下一次累加的初值外,为了配合本发明中提到的方案,该单元还需要添加定点记录功能,具体做法是当存储路径的长度达到原定的回溯长度L=35时,单独开辟一片区域,记录下此刻的路径度量值,这一记录值在下一段截短序列开始译码时,送回给加-比-选单元作为初值; The path metric storage unit 206, in addition to storing the path metric values corresponding to each state at each time obtained in the traditional method, and sending back to the addition-comparison-selection unit to do the initial value of the next accumulation, in order to cooperate with the present invention For the mentioned scheme, the unit also needs to add a fixed-point recording function. The specific method is to open up a separate area when the length of the storage path reaches the original backtracking length L=35, and record the path metric value at the moment. This record value When the next truncated sequence starts to decode, send it back to the add-comparison-select unit as the initial value;

幸存路径存储单元207,存储各个状态对应的幸存路径,其记录长度的上限要与扩展后的回溯长度35+M一致; The surviving path storage unit 207 stores the surviving paths corresponding to each state, and the upper limit of the record length should be consistent with the extended backtracking length 35+M;

回溯单元208,根据码元扩展长度M,将原来指定的回溯长度L=35增加至35+M,当路径存储长度达到35+M时,标志着该2(35+M)段落序列译码完成,开始在幸存的2N-1=64条路径中选择路径度量值最小的那条作为最佳路径,作回溯处理,但不同的是回溯的长度并不是按照扩展之后的35+M进行,而是取最佳路径的前35长度序列做为该段落的译码结果输出。 Backtracking unit 208 increases the originally specified backtracking length L=35 to 35+M according to the symbol extension length M, and when the path storage length reaches 35+M, it indicates that the 2 (35+M) paragraph sequence decoding is completed , start to select the path with the smallest path metric value as the best path among the surviving 2N-1=64 paths, and perform backtracking processing, but the difference is that the length of the backtracking is not carried out according to the extended 35+M, but Take the first 35 length sequences of the best path as the decoding result of this paragraph and output it.

数据处理流程如附图4所示,需要指出的是,在进行正序列译码时,可以采用结尾译码方法。 The data processing flow is shown in Fig. 4, and it should be pointed out that the end decoding method can be used when performing forward sequence decoding.

本发明第二种实施例: Second embodiment of the present invention:

本发明的方法并不局限于某一特定卷积码形式的维特比译码,同样可以增添相应的功能单元,使该方法运用于通用的维特比译码器中,附图5给出了改进后的通用维特比译码器的功能单元框架图。 The method of the present invention is not limited to the Viterbi decoding of a specific convolutional code form, and corresponding functional units can be added to make the method applicable to a general Viterbi decoder. Accompanying drawing 5 provides an improvement The block diagram of the functional units of the general Viterbi decoder.

相对于实施例一,增添了参数配置控制单元501,接收配置的参数信息,使整个维特比译码器完成初始化操作。 Compared with the first embodiment, a parameter configuration control unit 501 is added to receive the configured parameter information to make the entire Viterbi decoder complete the initialization operation.

具体工作原理是: The specific working principle is:

本方案中设置了帧长,卷积码形式(n,k,N),原回溯长度L这几个参数的配置,参数配置及控制单元501接收这些参数的配置信息,送给相应的单元,并参与控制其完成初始化操作:码元扩展单元503确定扩展长度M,需要依据信号可靠性及配置的卷积码形式(n,k,N);输入缓存及选择单元504对整帧的截短操作需要依据配置的卷积码形式(n,k,N),原回溯长度L及扩展码元长度M;分支度量单元505及加-比-选单元506依据不同的卷积码形式(n,k,N)会有相应的一套分支及路径度量计算方式;回溯单元509回溯长度由配置的原回溯长度L及扩展长度M决定。如此一来,各个单元都完成了相对于配置信息中卷积码形式(n,k,N)的初始化操作,变成了针对于卷积码(n,k,N)形式的维特比译码器。 In this scheme, the frame length, convolutional code form (n, k, N), and the original backtracking length L are configured. The parameter configuration and control unit 501 receives the configuration information of these parameters and sends it to the corresponding unit. And participate in the control of its completion initialization operation: the symbol extension unit 503 determines the extension length M, which needs to be based on the reliability of the signal and the convolutional code form (n, k, N) of the configuration; the truncation of the entire frame by the input buffer and selection unit 504 The operation needs to be based on the configured convolutional code form (n, k, N), the original backtracking length L and the extended symbol length M; the branch measurement unit 505 and the addition-comparison-selection unit 506 are based on different convolutional code forms (n, k, N) will have a corresponding set of branch and path metric calculation methods; the backtracking length of the backtracking unit 509 is determined by the configured original backtracking length L and extended length M. In this way, each unit has completed the initialization operation relative to the convolutional code form (n, k, N) in the configuration information, and becomes Viterbi decoding for the convolutional code (n, k, N) form device.

数据处理流程与实施例一中的附图4一样。 The data processing flow is the same as that of Fig. 4 in the first embodiment.

本发明第三种实施例: The third embodiment of the present invention:

除了上述实施例中带前导信号可靠性检测的实施方式外,同样可以采用带反馈信号可靠性检测的实施方式,如附图6所示。 In addition to the implementation with preamble reliability detection in the above embodiments, the implementation with feedback signal reliability detection can also be used, as shown in FIG. 6 .

具体工作原理是: The specific working principle is:

维特比截短译码中,当某一段落译码结束,输出L长度结果时,依据该段译码结果做信号可靠性测试分析,并将测试结果反馈给码元扩展单元608,再结合卷积码形式(n.k,N),自适应的调整扩展长度M,使输入缓存及选择单元601依据新的M值调整截短的段落长度,回溯单元606设置新的回溯控制长度L+M,然后开始下一段落的译码操作。 In Viterbi truncated decoding, when the decoding of a certain segment is completed and the L-length result is output, the signal reliability test analysis is performed according to the decoding result of the segment, and the test result is fed back to the symbol expansion unit 608, and then combined with the convolution Code form (n.k, N), adaptively adjust the extension length M, so that the input buffer and selection unit 601 adjusts the truncated paragraph length according to the new M value, and the backtracking unit 606 sets a new backtracking control length L+M, and then starts The decoding operation of the next paragraph.

数据处理流程如附图7所示,需要指出的是,在进行正序列译码时,可以采用结尾译码方法。 The data processing flow is shown in Fig. 7, and it should be pointed out that the end decoding method can be used when performing forward sequence decoding.

附图8给出的是在(2,1,7)卷积码形式下,传统维特比截短译码方式、本发明改进后的截短译码方式随着衔接处突发干扰越来越强(信号可靠性越来越差)条件下的译码准确度仿真结果,以及与整帧译码方式的对比。 Accompanying drawing 8 shows that under the (2,1,7) convolutional code form, the traditional Viterbi truncated decoding method and the improved truncated decoding method of the present invention become more and more Simulation results of decoding accuracy under strong (signal reliability is getting worse) conditions, and the comparison with the whole frame decoding method.

仿真中,一帧数据的长度设定为550bit,截短译码的回溯长度L设置为35,分别模拟了不同突变干扰(尤其在衔接处的干扰)情景下的输入信号,其可靠性逐步下降,统计最终275bit译码结果的准确率,并在若干次统计之后取平均,绘制出图8中的曲线图。可见,传统的维特比译码方式简单将一帧序列截短为70bit的段落做译码,每次输出35bit结果,在衔接处突发干扰变强,信号可靠性下降的趋势下,译码准确度明显下降,远不如整帧译码的性能;而本发明提出的截短译码方式,针对不同的信号可靠性,扩展码长度M相应变化,每次的输入段落变为2(35+M)bit,只取译码结果中的前35bit,如此操作之后,最终的275bit译码结果准确率基本和整帧译码方式一致,足见该方案在处理突发错码时的优越性。此外,当信号可靠性下降到整帧译码所能容忍的限度以下时,几种译码方式的准确度都比较低,趋于一致。 In the simulation, the length of one frame of data is set to 550 bits, and the backtracking length L of truncated decoding is set to 35, respectively simulating the input signals under different sudden interference (especially interference at the junction) scenarios, and its reliability gradually decreases , count the accuracy rate of the final 275bit decoding result, and take the average after several statistics, and draw the graph in Figure 8. It can be seen that the traditional Viterbi decoding method simply truncates a frame sequence into 70-bit paragraphs for decoding, and outputs 35-bit results each time. When the sudden interference at the junction becomes stronger and the signal reliability decreases, the decoding is accurate. degree is obviously decreased, which is far inferior to the performance of whole frame decoding; and the truncated decoding method proposed by the present invention, for different signal reliability, the extension code length M changes accordingly, and each input paragraph becomes 2(35+M )bit, only the first 35 bits in the decoding result are taken. After this operation, the accuracy of the final 275-bit decoding result is basically the same as the whole frame decoding method, which shows the superiority of this scheme in dealing with burst error codes. In addition, when the reliability of the signal drops below the tolerable limit of the entire frame decoding, the accuracy of several decoding methods is relatively low and tends to be consistent.

本方法可以消除维特比截短译码时衔接处突发干扰的影响,提高译码准确度,弥补了截短译码方式在纠正突发错码时的缺陷;并且能够根据信号的质量状况,自适应的调整,更加方便高效。 This method can eliminate the impact of sudden interference at the connection point during Viterbi truncated decoding, improve the decoding accuracy, and make up for the defects of the truncated decoding method when correcting burst error codes; and can according to the quality of the signal, Adaptive adjustment, more convenient and efficient.

以上所述仅为本发明的较佳实施例而已,并不用以限制本发明,凡在本发明的精神和原则之内所作的任何修改、等同替换和改进等,均应包含在本发明的保护范围之内。 The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. Any modifications, equivalent replacements and improvements made within the spirit and principles of the present invention should be included in the protection of the present invention. within range.

Claims (15)

1. A Viterbi decoding device comprises an input buffer and a selection unit, which is used for receiving data input and a signal clock; the branch measurement unit is used for dividing the output data of the input buffer and selection unit into different branches and calculating a path measurement value; the adding-comparing-selecting unit is used for accumulating the path metric values output by the branch metric unit and selecting a survivor path; a path metric storage unit for storing the path metric value output by the add-compare-select unit and returning the path metric value to the initial value accumulated by the add-compare-select unit; a survivor path storage unit, configured to store the survivor path selected by the add-compare-select unit; the backtracking unit is used for selecting an optimal path from the survivor paths output by the survivor path storage unit, performing backtracking processing and outputting a decoding result; characterized in that the device further comprises: the signal reliability testing unit is used for testing signals and outputting signal reliability data; the code element expansion unit is used for calculating the code element length to be expanded according to the signal reliability data and the convolutional code form, and outputting the code element length to the input buffer and selection unit and the backtracking unit for code element expansion; the convolutional code is in the form of (N, k, N); the calculation of the symbol length follows the following formula:
wherein,Xthe number of symbols of the continuous burst error code;X max the maximum burst error code number which can be tolerated when the convolutional code of the (N, k, N) form adopts a Viterbi whole frame decoding mode is adopted.
2. The viterbi decoding apparatus according to claim 1, wherein the signal reliability test unit detects an input signal in real time and outputs the signal reliability data.
3. The viterbi decoding apparatus according to claim 1, wherein the signal reliability testing unit detects the decoding result of the trace-back unit in real time, and outputs the signal reliability data.
4. The viterbi decoding apparatus according to claim 1, wherein the input buffer and selection unit divides the input entire frame data into data having a length of M according to a convolution form of viterbi decoding (N, k, N), the symbol length M, and a trace-back length Ln/K*(L+M)A sequence of paragraphs of (a).
5. Viterbi decoding apparatus according to claim 4, wherein the input data frame length is smaller thann/K*(L+M)Then the trailing decode algorithm is directly employed.
6. Viterbi decoding apparatus according to claim 4 wherein the last P symbols of the last extension of each of the sequence of segments,P=n/K*Mand P code elements of the spread sequence of the previous section are simultaneously used as P code elements of the beginning of the sequence of the next section.
7. Viterbi decoding apparatus as claimed in claim 1 or 4, wherein the number of states of the add-to-list unit and the number of the add-to-list unit are both 2K(N-1)The add-compare-select unit accumulates the possible path metrics at each state and selects the path at the minimum metric as the survivor path for that state.
8. Viterbi decoding apparatus as claimed in claim 1 or 4, wherein the path metric storage unit records the path metric value at the moment when the stored path length is equal to the trace-back length, and returns the value to the plus-minus-one unit as an initial value at the start of the next segment sequence.
9. The viterbi decoding apparatus according to claim 4, wherein the trace-back unit marks that decoding of the sequence of the current segment is completed when the path storage length reaches L + M according to the symbol length of the symbol extension unit, and starts to select the sequence of the first L length of the best path as the best path in the survivor path storage unit, and selects the sequence of the first L length of the best path as the decoding result of the segment to be output.
10. The viterbi decoding apparatus according to any one of claims 1 to 5, further comprising a parameter configuration and control unit configured to receive configuration parameter information, where the parameters include a frame length, a convolutional code form, and a trace-back length, and perform initialization operations on the input buffer and selection unit, the branch metric unit, the add-compare-select unit, the symbol extension unit, and the trace-back unit.
11. A viterbi decoding method, characterized in that the method comprises:
step one, detecting signal reliability;
step two, determining the length M of the extended code element;
truncating input data according to a convolutional code form (N, k, N), a code element length M and a backtracking length L;
step four, judging whether the frame length of the input data is larger than that of the input data framen/K*(L+M)If yes, performing the fifth step, if not, performing ending decoding on the data, and then jumping to the ninth step;
step five, branch measurement calculation is carried out;
step six, circularly performing the adding-comparing-selecting operation, storing the result, and turning to the step seven until the path storage length is L + M;
step seven, judging the best matching path in all the storage paths, and backtracking the sequence of the front L length of the best matching path as a decoding result;
step eight, judging whether the whole frame data is finished, if so, jumping to the step nine, if not, jumping to the step one, and if so, taking a stored value with the path storage length L in the previous round as an initial value in the adding-comparing-selecting operation in the step six;
step nine, decoding is finished, and a result is output;
wherein the calculation of the symbol length M follows the following equation:
wherein,Xthe number of symbols of the continuous burst error code;X max the maximum burst error code number which can be tolerated when the convolutional code of the (N, k, N) form adopts a Viterbi whole frame decoding mode is adopted.
12. The viterbi decoding method according to claim 11, wherein the signal reliability detection in the first step is a real-time detection of the input data and outputs signal reliability data.
13. The viterbi decoding method according to claim 11, wherein the signal reliability detection in the first step is a real-time detection of the decoding result, and outputs signal reliability data.
14. The viterbi decoding method according to any one of claims 11 through 13, wherein a parameter configuration step is added before the step one, and corresponding parameters are configured according to a control requirement.
15. The viterbi decoding method according to claim 14, wherein the parameters include a frame length, a convolutional code form (N, k, N), and a trace-back length L.
CN201210116667.9A 2012-04-20 2012-04-20 A kind of Viterbi decoding device and method Active CN102655415B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210116667.9A CN102655415B (en) 2012-04-20 2012-04-20 A kind of Viterbi decoding device and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210116667.9A CN102655415B (en) 2012-04-20 2012-04-20 A kind of Viterbi decoding device and method

Publications (2)

Publication Number Publication Date
CN102655415A CN102655415A (en) 2012-09-05
CN102655415B true CN102655415B (en) 2016-03-30

Family

ID=46730956

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210116667.9A Active CN102655415B (en) 2012-04-20 2012-04-20 A kind of Viterbi decoding device and method

Country Status (1)

Country Link
CN (1) CN102655415B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104184481A (en) * 2013-05-24 2014-12-03 成都林海电子有限责任公司 High-speed viterbi decoder and decoding algorithm FPGA realization method
CN109728825A (en) * 2018-01-16 2019-05-07 电子科技大学 A Novel Check Matrix Extension Method for Error Correction Codes with Truncated Sections of m-sequence

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1169624A (en) * 1996-07-01 1998-01-07 大宇电子株式会社 Viterbi decoder for decoding depunctured code
CN1371224A (en) * 2001-02-14 2002-09-25 摩托罗拉公司 Code element expanding method and device for use in communication system
CN102404011A (en) * 2010-09-15 2012-04-04 中兴通讯股份有限公司 Method and device for achieving Viterbi decoding

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1169624A (en) * 1996-07-01 1998-01-07 大宇电子株式会社 Viterbi decoder for decoding depunctured code
CN1371224A (en) * 2001-02-14 2002-09-25 摩托罗拉公司 Code element expanding method and device for use in communication system
CN102404011A (en) * 2010-09-15 2012-04-04 中兴通讯股份有限公司 Method and device for achieving Viterbi decoding

Also Published As

Publication number Publication date
CN102655415A (en) 2012-09-05

Similar Documents

Publication Publication Date Title
WO2011026330A1 (en) Method and device for channal decoding
CN107911195A (en) A kind of tail-biting convolutional code channel decoding method based on CVA
CN102655415B (en) A kind of Viterbi decoding device and method
US8566683B2 (en) Power-reduced preliminary decoded bits in viterbi decoders
EP3996285A1 (en) Parallel backtracking in viterbi decoder
CN101969308B (en) Decoding method and device for tail-biting convolutional code
CN102291198B (en) Channel decoding method and device
KR101212856B1 (en) Method and apparatus for decoding data in communication system
US9160399B2 (en) System and apparatus for decoding tree-based messages
CN101662293A (en) Method and device for decoding
JP5169771B2 (en) Decoder and decoding method
KR102415394B1 (en) Electronic system with viterbi decoder mechanism and method of operation thereof
JP4286274B2 (en) Error correction device
CN108471341B (en) A method of convolutional encoding and decoding
JP4758765B2 (en) Transport format detection apparatus and transport format detection method
CN102142848A (en) Decoding method and decoder of tail-biting convolutional code
JP2002517120A (en) Transmission system with simplified channel decoder
CN110784283B (en) Method, device and decoding system for determining forward error correction frame boundary
KR101624145B1 (en) A method for error correction using Reed Solomon - Convolutional Concactenated Code and an apparatus
US8077811B2 (en) Receiving apparatus
CN108809335B (en) Decoding method and device
US9118480B2 (en) Frame quality estimation during viterbi decoding
CN116192155A (en) Viterbi decoding circuit with low time delay and automatic length adjustment of surviving path
CN117978321A (en) Decoding method, chip, Viterbi decoder and communication device
KR20110025433A (en) High Speed Viterbi Decoder Using Sliding Method and Decoding Method Using The Same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C53 Correction of patent of invention or patent application
CB02 Change of applicant information

Address after: Two road 523808 in Guangdong province Dongguan City Songshan Lake high tech Industrial Development Zone headquarters No. 17 room A410-A411

Applicant after: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Address before: Two road 523808 in Guangdong province Dongguan City Songshan Lake high tech Industrial Development Zone headquarters No. 17 room A410-A411

Applicant before: TECHTOTOP MICROELECTRICS Co.,Ltd. DONGGUAN CITY

COR Change of bibliographic data

Free format text: CORRECT: APPLICANT; FROM: DONGGUAN TECHTOP MICROELECTRONICS CO., LTD. TO: TAIDOU MICROELECTRONICS TECHNOLOGY CO., LTD.

C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee
CP02 Change in the address of a patent holder

Address after: 510663 Guangzhou science and Technology Development Zone, Guangdong, Cai Cai Cai road, room A701, No. 11

Patentee after: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Address before: Two road 523808 in Guangdong province Dongguan City Songshan Lake high tech Industrial Development Zone headquarters No. 17 room A410-A411

Patentee before: TECHTOTOP MICROELECTRONICS Co.,Ltd.

CP02 Change in the address of a patent holder
CP02 Change in the address of a patent holder

Address after: 510530 Room 301 and 401, Building 42, Dongzhong Road, East District, Guangzhou Economic and Technological Development Zone, Guangdong Province

Patentee after: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Address before: Room A701, No. 11 Color Frequency Road, Science City, Guangzhou High-tech Development Zone

Patentee before: TECHTOTOP MICROELECTRONICS Co.,Ltd.

PE01 Entry into force of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of invention: Viterbi decoding device and method

Effective date of registration: 20191212

Granted publication date: 20160330

Pledgee: China Co. truction Bank Corp Guangzhou Tianhe subbranch

Pledgor: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Registration number: Y2019440000274

PC01 Cancellation of the registration of the contract for pledge of patent right

Date of cancellation: 20210104

Granted publication date: 20160330

Pledgee: China Co. truction Bank Corp Guangzhou Tianhe subbranch

Pledgor: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Registration number: Y2019440000274

PC01 Cancellation of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of invention: A Viterbi decoding device and method

Effective date of registration: 20210107

Granted publication date: 20160330

Pledgee: China Co. truction Bank Corp Guangzhou Tianhe subbranch

Pledgor: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Registration number: Y2021440000004

PC01 Cancellation of the registration of the contract for pledge of patent right

Date of cancellation: 20220310

Granted publication date: 20160330

Pledgee: China Co. truction Bank Corp Guangzhou Tianhe subbranch

Pledgor: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Registration number: Y2021440000004

PC01 Cancellation of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of invention: A Viterbi decoding device and method

Effective date of registration: 20220630

Granted publication date: 20160330

Pledgee: Societe Generale Bank Limited by Share Ltd. Guangzhou branch

Pledgor: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Registration number: Y2022980009607

PE01 Entry into force of the registration of the contract for pledge of patent right
PC01 Cancellation of the registration of the contract for pledge of patent right

Granted publication date: 20160330

Pledgee: Societe Generale Bank Limited by Share Ltd. Guangzhou branch

Pledgor: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Registration number: Y2022980009607

PC01 Cancellation of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right
PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of invention: A Viterbi decoding device and method

Granted publication date: 20160330

Pledgee: Societe Generale Bank Limited by Share Ltd. Guangzhou branch

Pledgor: TECHTOTOP MICROELECTRONICS Co.,Ltd.

Registration number: Y2024980052430