CN102571314A - Full-duplex communication control circuit for single port random access memory (SPRAM) - Google Patents
Full-duplex communication control circuit for single port random access memory (SPRAM) Download PDFInfo
- Publication number
- CN102571314A CN102571314A CN2012100230201A CN201210023020A CN102571314A CN 102571314 A CN102571314 A CN 102571314A CN 2012100230201 A CN2012100230201 A CN 2012100230201A CN 201210023020 A CN201210023020 A CN 201210023020A CN 102571314 A CN102571314 A CN 102571314A
- Authority
- CN
- China
- Prior art keywords
- write
- latch
- output
- read
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004891 communication Methods 0.000 title claims abstract description 32
- 230000015654 memory Effects 0.000 claims abstract description 52
- 238000000034 method Methods 0.000 claims description 4
- 230000000694 effects Effects 0.000 abstract description 3
- 230000000630 rising effect Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Landscapes
- Static Random-Access Memory (AREA)
Abstract
The invention discloses a full-duplex communication control circuit for a single port random access memory (SPRAM). The full-duplex communication control circuit comprises a read-write conflict memorization circuit, a write command control circuit, a write operation buffer memory and an address selection circuit, wherein the read-write conflict memorization circuit is provided with a first latch for recording a write command during read operation and a second latch which is connected with the first latch and used for outputting a control instruction at the end of a read command; the write command control circuit is provided with a third latch; the resetting end of the third latch is connected with a read command input end; the clock end of the third latch is connected with a write command input end and the output end of the second latch and used for receiving the control instruction; the output end of the third latch is connected with a write command output end; the write operation buffer memory is provided with a data buffer memory and an address buffer memory; two input ends of the address selection circuit are respectively connected with a read address input end and the output end of the address buffer memory; the output end of the address selection circuit is connected with an address output end; and the control end of the address selection circuit is connected with the read command input end. The full-duplex communication control circuit has the effects of saving the volume of a chip and reducing the occupied area.
Description
Technical field
The present invention relates to the control circuit field, relate to a kind of SPRAM full-duplex communication control circuit in particular, it is fitted between SPRAM read-write control circuit and the SPRAM body, thereby reach the full duplex of SPRAM body is used.
Background technology
Adopt the led array scanning drive chip of SRAM as memory device, chip internal needs constantly periodically continuous reading of data from SRAM when operate as normal, and driving LED shows thereby be used for correctly.Simultaneously, the master control device shows that in order to control led array need to use I2C serial communication mode write data in SRAM constantly, read operation and write operation possibly initiated SRAM simultaneously thus.
SPRAM (Single Port SRAM; Abbreviation SPRAM) the kernel unit circuit is made up of 6 metal-oxide-semiconductors; The memory that the SPRAM unit is formed has only a group address bus and one group of data/address bus; Be the shared group address bus of read and write operation address bus, the then shared one group of data/address bus of read and write data; Be that the SPRAM body can only carry out half-duplex operation, so make SPRAM based on the restriction of itself structure and can't be used in the environment of full-duplex communication.
DPRAM (Duel Port RAM; Abbreviation DPRAM) the kernel unit circuit is made up of 8 metal-oxide-semiconductors; The memory that the DPRAM unit is formed comprises reads address bus, write address bus, write data bus and read data bus; But its chip area almost is the twice of SPRAM, thereby the DPRAM circuit of identical storage data volume almost is 2 times of SPRAM circuit layout area.So, realize in the circuit environment to the memory full-duplex communication at needs, use DPRAM to replace SPRAM, increase the chip area that memory occupies greatly, thereby increased this a part of chip cost greatly.
In view of this, the inventor has this case to produce to the above-mentioned defective further investigation that exists in the existing memory then.
Summary of the invention
The object of the present invention is to provide a kind of SPRAM full-duplex communication control circuit; It is connected between SPRAM read-write control circuit and the SPRAM body; Letting the SPRAM body realize full-duplex communication, and solve that there is the big problem of chip area that occupies in the full-duplex communication memory in the prior art.
In order to reach above-mentioned purpose, solution of the present invention is:
A kind of SPRAM full-duplex communication control circuit wherein, comprising:
The read/write conflict memory circuit is connected with read command input and write order input, has to be used for being recorded in first latch of read operation process write order and to link to each other with first latch and second latch of output control command when read command finishes;
The write order control circuit; Has the 3rd latch; The reset terminal of the 3rd latch links to each other with the read command input, and clock end then links to each other with the output of the write order input and second latch and receives control command, and output then is connected with the write order output;
The write operation buffer storage has Data Buffer Memory and address buffer memory, and the input of this Data Buffer Memory is connected with the write data input, and output then is connected with the write data output; The input of this address buffer memory is connected with the write address input;
Addressing circuit, two inputs are connected with the output of reading address input end and address buffer memory respectively, and output then is connected with address output end, and control end then links to each other with the read command input.
Further; This write order control circuit also has the time-delay reset counter; The clock end of this time-delay reset counter and the usage quantity output of read-write clock end and write order output or Data Buffer Memory do with logic after output link to each other; The output of this time-delay reset counter then through one with behind the door, again through the reset terminal of signal controlling the 3rd latch behind delayer and the reset terminal of time-delay reset counter.
Further, the positive input terminal of this addressing circuit with read address input end and link to each other, negative input end then links to each other with the output of address buffer.
Further, this Data Buffer Memory and address buffer memory all adopt the push-up storage of multibyte storage.
After adopting said structure; A kind of SPRAM full-duplex communication control circuit that the present invention relates to; When the SPRAM read-write control circuit sends read command and write order simultaneously; This read command meeting directly arrives the SPRAM body, and this reads the address also through arriving the SPRAM body through address output end behind the addressing circuit, thereby guarantees preferentially carrying out of read command; This write order then can be recorded in first latch; Write data and write address then are stored through Data Buffer Memory and address buffer memory respectively; After in case second latch detects the read command end; Then can notify the 3rd latch immediately, and send write order to the SPRAM body by the write order output.In addition, the present invention when write order when free time of read command produces, because this write order input directly links to each other with the clock end of the 3rd latch, so also can send write order to the SPRAM body by the write order output.Thus; Compared with prior art, the present invention can let the SPRAM body realize full duplex, and because the SPRAM full-duplex communication control circuit that the present invention relates to is less compared to the volume that the DPRAM body increases; So have the chip layout of saving area, and then effect of practicing thrift chip cost.
Description of drawings
Fig. 1 is the sketch map when the present invention relates to a kind of SPRAM full-duplex communication control circuit and being connected between SPRAM read-write control circuit and the SPRAM body;
Fig. 2 is the physical circuit figure that the present invention relates to a kind of SPRAM full-duplex communication control circuit first embodiment;
Fig. 3 is the physical circuit figure that the present invention relates to a kind of SPRAM full-duplex communication control circuit second embodiment;
Fig. 4 the present invention relates to the control timing sketch map of a kind of SPRAM full-duplex communication control circuit when read/write conflict.
Among the figure:
SPRAM full-duplex communication control circuit 100
Read/write conflict memory circuit 1 first latch 11
Second latch, 12 rising edge testing circuits 13
Write order control circuit 2 the 3rd latch 21
Time-delay reset counter 22 quad latch 23
The 5th latch 24 write operation buffer storage 3
Addressing circuit 4
SPRAM read-write control circuit 200 SPRAM bodies 300.
Embodiment
In order further to explain technical scheme of the present invention, come the present invention is set forth in detail through specific embodiment below.
As shown in Figure 1, its be a kind of SPRAM full-duplex communication control circuit that the present invention relates to 100 its be connected the sketch map between SPRAM read-write control circuit 200 and the SPRAM body 300.
This SPRAM full-duplex communication control circuit 100, its input have write order input, write address input, write data input, read address input end, clock end and read command input; Its output has write order output, write data output and address output end.For the read command of SPRAM read-write control circuit 200, it links to each other with the read command input of the SPRAM full-duplex communication control circuit 100 that the present invention relates on the one hand, also directly links to each other with SPRAM body 300 on the other hand; In addition, the read data of this SPRAM body 300 also directly links to each other with SPRAM read-write control circuit 200, thereby the data of storage in the SPRAM body 300 are sent to 200 uses of SPRAM read-write control circuit.
As shown in Figure 2, it is first embodiment that the present invention relates to a kind of SPRAM full-duplex communication control circuit 100, and it specifically is meant and is used to realize 1 byte buffer-stored, the situation that it is only applicable to continuous read/write conflict maximum is 1 byte.
This SPRAM full-duplex communication control circuit 100 comprises read/write conflict memory circuit 1, write order control circuit 2, write operation buffer storage 3 and addressing circuit 4, wherein:
This read/write conflict memory circuit 1; Have first latch 11 and second latch 12; In the present embodiment, this read command input and write order input through first with link to each other with the clock end of this first latch 11 behind the door, thereby be used for being recorded in the write order of read operation process; The D of this second latch 12 end then links to each other with the Q end of first latch 11, and this read command input passes through first and non-ly links to each other with the clock end of second latch 12 behind the door; The reset terminal of this first latch 11 and second latch 12 all links to each other with the read command input simultaneously; Thereby first latch 11 is resetted and be convenient to count next time; 12 of this second latchs are to be used for when read command finishes, producing control command; Concrete is to utilize rising edge that read command input trailing edge signal produced after doing NOT logic as clock signal in the present embodiment, drives the output end signal that second latch 12 deposits first latch 11 in, and then produces control command; Promptly also be provided with rising edge testing circuit 13 between this second latch 12 and the read command input; Thereby when read command becomes high level and begins, producing a rising edge controls second latch 12 and resets; Make this second latch 12 when read operation begins, reset, and then write down the write command signal in the read operation process again.
This write order control circuit 2; Has the 3rd latch 21; The reset terminal of the 3rd latch 21 links to each other with the read command input; Thereby make the operating state of the 3rd latch 21 also controlled by the read command input, thereby the priority of guaranteeing read command is higher than write order, promptly reaching only has the purpose that when read command finishes, could open write order; The clock end of the 3rd latch 21 then all links to each other with the output of the write order input and second latch 12; Concrete its can be accepted the instruction of write order input and receive the control command that the read/write conflict memory circuit sends, and output then is connected with the write order output; Preferably; This write order control circuit 2 also has time-delay reset counter 22; The clock end of this time-delay reset counter 22 is done with the output of logic with the write order output with the read-write clock end and is linked to each other; Thereby sensing obtains the output of write order in real time; The output of this time-delay reset counter 22 is then done the count value ' 01 ' decoding of counter through one with door, again through the reset terminal of the 3rd latch 21 of the signal controlling behind the delayer of a 40ns and the reset terminal of time-delay reset counter 22, thereby realizes resetting to the 3rd latch 21 and time-delay reset counter 22 itself; Concrete, this time-delay reset counter 22, it comprises quad latch 23 and the 5th latch 24, thereby can realize 1 clock cycle of time-delay reset write command signal.
This write operation buffer storage 3 has Data Buffer Memory 31 and address buffer memory 32, and the input of this Data Buffer Memory 31 is connected with the write data input, and output then is connected with the write data output; The input of this address buffer memory 32 is connected with the write address input; Concrete, because present embodiment only carries out a bytes of memory, so this Data Buffer Memory 31 all can adopt the LATCH of 1 byte to come practical implementation with address buffer memory 32.
These addressing circuit 4, two inputs are connected with the output of reading address input end and address buffer memory 32 respectively, and output then is connected with address output end, and control end then links to each other with the read command input.Concrete, it adopts selects door to realize, and the positive input terminal of this addressing circuit 4 with read address input end and link to each other, negative input end then links to each other with the output of address buffer.Promptly when the read command input was high level, then the address of address output end output was a signal of reading address input end; And when the read command input was low level, then the address of address output end output was the address in the address buffer memory 32.
As shown in Figure 3, it is second embodiment that the present invention relates to a kind of SPRAM full-duplex communication control circuit 100, and it specifically is to be used to realize the multibyte buffer-stored, and promptly it is applicable to that continuous read/write conflict maximum is the situation of a plurality of bytes.
Need to prove that the structural principle of this second embodiment and first embodiment is basic identical, so both identical parts are not described in detail, the difference part in the face of second embodiment is elaborated down:
At first in order to realize multibyte buffering; This Data Buffer Memory 31 and address buffer memory 32 all adopt the push-up storage of multibyte storage; It has the characteristics of first in first out, thereby can let the repeatedly write order that during a read command, takes place write successively in the SPRAM body 300 according to time order and function.Secondly; For just write order can after write data finishes fully, be stopped; The clock end of this time-delay reset counter 22 links to each other with the output of Data Buffer Memory 31; And the output of this Data Buffer Memory 31 also links to each other with the clock end of the 3rd latch 21, thus be used to control write order continue carry out.
Please with reference to shown in Figure 4, the course of work that the present invention relates to a kind of SPRAM full-duplex communication control circuit 100 is following:
When SPRAM read-write control circuit 200 sends read command and write order simultaneously; This read command meeting directly arrives SPRAM body 300; This is read the address and also arrives SPRAM body 300 through addressing circuit 4 backs through address output end, thereby guarantees preferentially carrying out of read command; This write order then can be recorded in first latch 11; Write data and write address then are stored through Data Buffer Memory 31 and address buffer memory 32 respectively; After in case second latch 12 detects the read command end; Then can notify the 3rd latch 21 immediately, and send write order to SPRAM body 300 by the write order output.
In addition, when write order when free time of read command produces, because this write order input directly links to each other with the clock end of the 3rd latch 21, so also can send write order to SPRAM body 300 by the write order output.
Thus; Compared with prior art; The present invention can let SPRAM body 300 realize full duplex; And because the SPRAM full-duplex communication control circuit 100 that the present invention relates to is less compared to the volume that the DPRAM body increases, thus the chip layout of saving area had, and then the effect of practicing thrift chip cost.
The foregoing description and graphic and non-limiting product form of the present invention and style, the those of ordinary skill of any affiliated technical field all should be regarded as not breaking away from patent category of the present invention to its suitable variation or modification of doing.
Claims (4)
1. a SPRAM full-duplex communication control circuit is characterized in that, comprising:
The read/write conflict memory circuit is connected with read command input and write order input, has to be used for being recorded in first latch of read operation process write order and to link to each other with first latch and second latch of output control command when read command finishes;
The write order control circuit; Has the 3rd latch; The reset terminal of the 3rd latch links to each other with the read command input, and clock end then links to each other with the output of the write order input and second latch and receives control command, and output then is connected with the write order output;
The write operation buffer storage has Data Buffer Memory and address buffer memory, and the input of this Data Buffer Memory is connected with the write data input, and output then is connected with the write data output; The input of this address buffer memory is connected with the write address input;
Addressing circuit, two inputs are connected with the output of reading address input end and address buffer memory respectively, and output then is connected with address output end, and control end then links to each other with the read command input.
2. a kind of SPRAM full-duplex communication control circuit as claimed in claim 1; It is characterized in that; This write order control circuit also has the time-delay reset counter; The clock end of this time-delay reset counter and the usage quantity output of read-write clock end and write order output or Data Buffer Memory do with logic after output link to each other; The output of this time-delay reset counter then through one with behind the door, again through the reset terminal of signal controlling the 3rd latch behind delayer and the reset terminal of time-delay reset counter.
3. a kind of SPRAM full-duplex communication control circuit as claimed in claim 1 is characterized in that, the positive input terminal of this addressing circuit with read address input end and link to each other, negative input end then links to each other with the output of address buffer.
4. a kind of SPRAM full-duplex communication control circuit as claimed in claim 1 is characterized in that, this Data Buffer Memory and address buffer memory all adopt the push-up storage of multibyte storage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210023020.1A CN102571314B (en) | 2012-02-02 | 2012-02-02 | A kind of SPRAM full-duplex communication control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210023020.1A CN102571314B (en) | 2012-02-02 | 2012-02-02 | A kind of SPRAM full-duplex communication control circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102571314A true CN102571314A (en) | 2012-07-11 |
| CN102571314B CN102571314B (en) | 2015-11-18 |
Family
ID=46415859
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210023020.1A Active CN102571314B (en) | 2012-02-02 | 2012-02-02 | A kind of SPRAM full-duplex communication control circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102571314B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103777894A (en) * | 2012-10-25 | 2014-05-07 | 深圳市中兴微电子技术有限公司 | Method and device for eliminating read-write conflict of memorizer |
| CN106598548A (en) * | 2016-11-16 | 2017-04-26 | 盛科网络（苏州）有限公司 | Solution method and device for read-write conflict of storage unit |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1622070A (en) * | 2004-12-14 | 2005-06-01 | 威瀚科技股份有限公司 | Method and related device for realizing dual-port synchronous storage device |
| CN202455364U (en) * | 2012-02-02 | 2012-09-26 | 矽恩微电子(厦门)有限公司 | Single port random access memory (SPRAM) full-duplex communication control circuit |
-
2012
- 2012-02-02 CN CN201210023020.1A patent/CN102571314B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1622070A (en) * | 2004-12-14 | 2005-06-01 | 威瀚科技股份有限公司 | Method and related device for realizing dual-port synchronous storage device |
| CN202455364U (en) * | 2012-02-02 | 2012-09-26 | 矽恩微电子(厦门)有限公司 | Single port random access memory (SPRAM) full-duplex communication control circuit |
Non-Patent Citations (1)
| Title |
|---|
| 曾龄宇 等: "AM_OLED显示驱动芯片中内置SRAM的设计", 《电子元器件应用》, vol. 12, no. 12, 15 December 2010 (2010-12-15), pages 3 - 5 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103777894A (en) * | 2012-10-25 | 2014-05-07 | 深圳市中兴微电子技术有限公司 | Method and device for eliminating read-write conflict of memorizer |
| CN106598548A (en) * | 2016-11-16 | 2017-04-26 | 盛科网络（苏州）有限公司 | Solution method and device for read-write conflict of storage unit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102571314B (en) | 2015-11-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101823844B1 (en) | Power management | |
| CN101162452B (en) | Multiple input/output serial peripheral interface circuit and data transmission method | |
| CN1917079B (en) | Wrapper circuit and method for interfacing between non-muxed type memory controller and muxed type memory | |
| CN104517646B (en) | Storage equipment and operating method based on flash memory | |
| KR20100076809A (en) | Multi-chip package memory device | |
| TWI470437B (en) | Apparatus and method for capturing serial input data | |
| CN101740133A (en) | Semiconductor memory device and method for operating the same | |
| KR20090026267A (en) | High performance flash memory data transfer | |
| CN103064791A (en) | Efficient command mapping scheme for short data burst length memory device | |
| US20090216926A1 (en) | Apparatus to improve bandwidth for circuits having multiple memory controllers | |
| US9741406B2 (en) | Semiconductor memory and memory system | |
| CN102968396B (en) | Dedicated data transmission module from Flash chip to sram chip | |
| KR101046998B1 (en) | Buffer control signal generation circuit and semiconductor memory device using same | |
| CN101236776B (en) | A serial interface flash memory and its design method | |
| TW201437812A (en) | Methods for accessing memory and controlling access of memory, memory device and memory controller | |
| US9390017B2 (en) | Write and read collision avoidance in single port memory devices | |
| CN110265073A (en) | Semiconductor devices | |
| US10553261B2 (en) | Semiconductor memory apparatus with memory banks and semiconductor system including the same | |
| CN102571314A (en) | Full-duplex communication control circuit for single port random access memory (SPRAM) | |
| CN202455364U (en) | Single port random access memory (SPRAM) full-duplex communication control circuit | |
| CN112069095B (en) | DDR3 read-write transmission method and device | |
| CN102760487A (en) | Method and framework for optimum grading of the inside of high performance static state random access memory | |
| CN102237867B (en) | Semiconductor module including module control circuit and method for controlling the same | |
| CN110970070B (en) | Semiconductor device with a semiconductor layer having a plurality of semiconductor layers | |
| CN103365791A (en) | NAND flash memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 361000 Xiamen Torch High tech Zone Software Park Phase I Siming Software Park No. 3 Innovation Building A Area 602, Xiamen Torch High tech Zone, Fujian Province Patentee after: Luomingxin Microelectronics (Xiamen) Co.,Ltd. Country or region after: China Address before: 8 building, A zone, innovation technology building, Xiamen Software Park, Fujian, 361005 Patentee before: SI-EN TECHNOLOGY (XIAMEN) Ltd. Country or region before: China |
|
| CP03 | Change of name, title or address |