CN102521538A - Physical no-cloning function structure based on multi-frequency band - Google Patents
Physical no-cloning function structure based on multi-frequency band Download PDFInfo
- Publication number
- CN102521538A CN102521538A CN2011104027387A CN201110402738A CN102521538A CN 102521538 A CN102521538 A CN 102521538A CN 2011104027387 A CN2011104027387 A CN 2011104027387A CN 201110402738 A CN201110402738 A CN 201110402738A CN 102521538 A CN102521538 A CN 102521538A
- Authority
- CN
- China
- Prior art keywords
- oscillator
- input
- frequency
- output
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010367 cloning Methods 0.000 title 1
- 239000000872 buffer Substances 0.000 claims abstract description 32
- 230000005284 excitation Effects 0.000 claims abstract description 9
- 230000002093 peripheral effect Effects 0.000 claims abstract description 9
- 230000004044 response Effects 0.000 claims description 28
- 230000010355 oscillation Effects 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 13
- 230000008569 process Effects 0.000 claims description 10
- 230000000052 comparative effect Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000005086 pumping Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000001276 controlling effect Effects 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 238000010615 ring circuit Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
一种基于多频率段的物理不可克隆函数结构，多个可重构振荡器组成振荡器阵列，振荡器的输出端与一个N选二的多路复用器的输入端相连，振荡器与门的输入端与外围使能输入信号相连；N选二多路复用器的选择输入端与外围的输入激励相连，两个输出端分别与两个计数器的时钟信号相连；两个计数器的复位信号端与系统的复位信号相连，输出端分别与比较器的输入端相连；比较器的输出端与频率调节电路的输入端相连，复位信号端与系统的复位信号相连；频率调节电路的输出端与振荡器组中那些三态缓冲器的第二输入端相连，时钟信号输入端与系统的时钟信号相连，复位信号与系统的复位信号相连。本发明能有效避免现在最常用的数学建模攻击，提高安全性。
A physical non-clonable function structure based on multiple frequency bands. Multiple reconfigurable oscillators form an oscillator array. The output of the oscillator is connected to the input of a multiplexer with two N selections. The oscillator and the gate The input terminal of the N-choice multiplexer is connected with the peripheral enable input signal; the selection input terminal of the N-choice multiplexer is connected with the peripheral input excitation, and the two output terminals are respectively connected with the clock signals of the two counters; the reset signal of the two counters The terminal is connected to the reset signal of the system, and the output terminal is connected to the input terminal of the comparator respectively; the output terminal of the comparator is connected to the input terminal of the frequency adjustment circuit, and the reset signal terminal is connected to the reset signal of the system; the output terminal of the frequency adjustment circuit is connected to the The second input terminals of those tri-state buffers in the oscillator group are connected, the clock signal input terminal is connected with the system clock signal, and the reset signal is connected with the system reset signal. The invention can effectively avoid the most commonly used mathematical modeling attack and improve security.
Description
Technical field
The invention belongs to the IC chip security fields, relate to a kind of physics and can not clone function structure based on the multi-frequency section.
Background technology
Physics can not be cloned function and realized through physical equipment; It utilized in the manufacturing equipment process the intrinsic randomness that must introduce, having can not clone property, can be used for producing not reproducible key; And this key only exists in chip power; Therefore strengthen its security greatly, can be widely used in security fields such as smart card, credit card.
The kind that physics can not be cloned function is a lot, and the present invention is primarily aimed at based on the physics of oscillator can not clone function.
It is as shown in Figure 1 that traditional physics based on oscillator is not cloned the structure of function.Its port comprises:
The enable signal input end (not marking among the figure) of each oscillator is used for the enable signal of reception oscillator, the Push And Release of control generator;
Excitation input end (input stimulus end): be used for receiving peripheral excitation;
Response output terminal (output terminal) is used for this response of structure output;
The clock signal and the reset signal (not marking among the figure) that also have entire circuit.
As shown in Figure 1; Traditional physics based on oscillator can not be cloned function and selected two multiplexers, two counters and a comparer to form by a plurality of oscillators, a N; The output clock of oscillator is received the data input pin that N selects two multiplexers; N selects the selection position input end of two multiplexers to link to each other with the pumping signal of periphery, and N selects two clock signals of two multiplexers output to link to each other with the input end of clock of two counters respectively, is used for flip-flop number; The count value output terminal of two counters links to each other with the data input pin of a comparer, and comparative result is as response output.
The physics of this structure can not be cloned function; Mainly be to select two oscillators that are used for comparison through input stimulus; The frequency speed of oscillator comes comparison through counter; When one of them counter reached certain value, comparer compared two count values, and comparative result is as response output.In response output time, prepare counter O reset being ready to for the oscillator of following two comparisons.
Because oscillator all is to be obtained by same hard macroelement exampleization, so identical between each oscillator, but because the uncertainty on making, the frequency between the oscillator has fine difference, and these difference are artificially uncontrollable.When count cycle during long enough, the frequency difference between two oscillators can be exaggerated, thereby is easy to obtain the result of comparison.But because result relatively is by the uncontrollability decision on making fully, therefore even given accurate manufacturing process and also be difficult to foregoing circuit is duplicated.
But; Oscillator in this structure is the ring circuit that is made up of the odd number phase inverter; Even it has also just utilized a kind of frequency wherein reconfigurable oscillator in producing response process; Therefore the oscillation frequency of this structure oscillator in the process that produces response immobilizes, and the assailant can crack it through the attack pattern of mathematical modeling.
Because the fixed-frequency of oscillator, so the order of the frequency speed between each oscillator also immobilizes.If this structure is applied suitable excitation in sequence, just can obtain the speed order between each oscillator at an easy rate, there has been this sequence list just can predict the response under all excitations.
Summary of the invention
Can not clone the relatively poor deficiency of security of function in order to overcome existing physics, the invention provides and a kind ofly can effectively avoid now the most frequently used mathematical modeling to attack, improve the physics based on the multi-frequency section of security and can not clone function structure.
For the technical scheme that solves the problems of the technologies described above proposition is:
A kind of physics based on the multi-frequency section can not be cloned function structure, comprises that reconfigurable oscillator, frequency adjustment circuit, N select two multiplexers, counter and comparer;
A plurality of restructural oscillators are formed oscillator arrays, and the output terminal of said oscillator and a N select the input end of two multiplexer to link to each other, and oscillator enables input signal with the input end of door with the periphery and links to each other;
N selects the selection input end of two multiplexers to link to each other with the input stimulus of periphery;
N selects two output terminals of two multiplexers to link to each other with the clock signal of two counters respectively;
The reset signal end of two counters links to each other with the reset signal of system, and the output terminal of two counters links to each other with the input end of comparer respectively;
The output terminal of comparer links to each other with the input end of frequency adjustment circuit, and the reset signal end of comparer links to each other with the reset signal of system;
The output terminal of frequency adjustment circuit links to each other with second input end of those three-state buffers in the oscillator group, and the clock signal input terminal of frequency adjustment circuit links to each other with the clock signal of system, and the reset signal end of frequency adjustment circuit links to each other with the reset signal of system;
Said frequency adjustment circuit is made up of linear feedback shift register, alternative multiplexer and code translator; The input end of two linear feedback shift registers all links to each other with the data output end of an alternative multiplexer; The selection position input end of alternative multiplexer links to each other with the input of periphery, and first data input pin of alternative multiplexer links to each other with the output terminal of two linear feedback shift registers respectively with second data input pin; The input end of code translator links to each other with the data output end of alternative multiplexer.
Further; Said reconfigurable oscillator is by forming with door, not gate, impact damper, three-state buffer; Link to each other with the enable signal of periphery input with the first input end of door; Second input end links to each other with the data output end of three-state buffer, links to each other with the data input pin of first not gate with the output terminal of door; The data input pin of first impact damper links to each other with the data output end of first not gate; The data output end of each impact damper all links to each other with the data input pin of corresponding three-state buffer; Except that last impact damper, the data output end of each impact damper links to each other with the data input pin of its next impact damper; The enable signal that enables the input of input end and periphery of three-state buffer links to each other, the data output end of three-state buffer link with the family status two input ends in export through second not gate;
Further; In the oscillator group pattern; All come the selection position of each three-state buffer to link to each other with the output of same frequency adjustment circuit by same hard macroelement exampleization in each oscillator, in the process that produces a response, they vibrate under same frequency.
Further again, in the process of whole generation response, oscillator can be with multiple hunting of frequency, output response of every generation, and corresponding the transfer can the control generator frequency take place in frequency adjustment circuit; All exist a frequency band under each oscillation frequency.
In the process that produces response; Have two oscillators at every turn and selected two multiplexers to select by N, they trigger a counter respectively, when the count value of one of them counter reaches setting value; Comparer compares the value of two counters, and comparative result is as a response output.
Compare with existing PUF based on oscillator, the present invention is in the process that produces response, and response of the every output of the oscillation frequency of oscillator will be shifted, each oscillation frequency corresponding a frequency band, then exist a plurality of frequency bands in the total system.Because the randomness on making, the frequency speed between each oscillator under each frequency band in proper order can be different, and the transfer relationship between each frequency band is unpredictable simultaneously, therefore adopts the modeling difficulty of attacking to increase greatly.
Beneficial effect of the present invention is: can effectively avoid now the most frequently used mathematical modeling to attack, improve security.
Description of drawings
Fig. 1 can not clone function for traditional physics based on oscillator
Fig. 2 is a kind of synoptic diagram that can not clone function structure based on the physics of multi-frequency section of the present invention
Fig. 3 is the concrete way of realization of a kind of restructural oscillator of relating among the present invention
Fig. 4 is the general way of realization of a kind of restructural oscillator of relating among the present invention
Fig. 5 is a kind of frequency adjustment circuit that relates among the present invention
Embodiment
Below in conjunction with accompanying drawing the present invention is further specified.
Yet example embodiment can be implemented with many different forms, and should not be limited to the embodiment that sets forth here.On the contrary, providing these embodiment will make the disclosure is will be complete also completely, and will make the scope of example embodiment convey to those skilled in the art person fully.
In the circuit theory diagrams shown in Figure 3, reconfigurable oscillator comprises 9 input ports and 1 output port:
With door input end (enable signal end): be used for the input of reception oscillator enable signal;
Three-state buffer enable input end (en8, en7 ..., en1): be used to receive frequency hopping code input, thereby the length that changes delay circuit changes the frequency of the clock that produces;
Inverter output (output signal end): the clock signal that is used to export generation.
Restructural oscillator inner structure shown in Figure 3 comprises one and door, two phase inverters, 8 impact dampers and 8 three-state buffers.
Link to each other with the enable signal of periphery input with the first input end (enable signal end) of door (U), second input end links to each other with the data output end of three-state buffer, links to each other with the data input pin of first not gate (U1) with the output terminal of door;
The data input pin of first impact damper (T1) links to each other with the data output end of first not gate (U1);
The data output end of each impact damper all links to each other with the data input pin of corresponding three-state buffer; Except that last impact damper (T8), the data output end of each impact damper links to each other with the data input pin of its next impact damper;
The enable signal that enables the input of input end and periphery of three-state buffer links to each other, the data output end of three-state buffer link with the family status two input ends in export through second not gate (U2).
The functional character of restructural oscillator shown in Figure 3 is; The input enable signal of 8 three-state buffers has at every turn and has only one effectively; The value that changes these enable signals just can change the length of oscillator delay circuit, thereby changes the frequency of the clock signal of oscillator generation.This reconfigurable oscillator 8 kinds of clock signals of different frequencies of can vibrating altogether.
Restructural oscillator shown in Figure 3 is a kind of concrete realization, has more generality, can on above-mentioned basis, increase or reduce the number of impact damper and three-state buffer group, thereby increases or reduce the kind number of oscillation frequency, and is as shown in Figure 4.
Yet reconfigurable oscillator of the presently claimed invention is not limited to above-mentioned oscillator, every can all meeting the demands through the oscillator that control bit is regulated oscillation frequency.
In the circuit theory diagrams shown in Figure 5, frequency adjustment circuit comprises 3 input ports and 1 output port:
Clock signal input terminal (not marking among the figure): mainly be used for controlling each operation of each module;
Reset signal input end (not marking among the figure): mainly be used for each module is resetted, make it be in original state;
Select position input end (a selection position input signal end): mainly be used for receiving and select the position to import;
Decoder output (signal output part): the frequency hopping code output that mainly decoding is obtained.
Frequency adjustment circuit shown in Figure 5, inside is made up of two linear feedback shift registers, an alternative multiplexer and a code translator.The specification of two linear feedback shift registers (LFSR1 and LFSR2) is consistent, but because generation mechanism is variant, therefore the sequence of output is also inequality; The input end of linear feedback shift register all links to each other with the data output end of alternative multiplexer; The selection position input end of alternative multiplexer (selecting position input signal end) links to each other with the input of periphery, and first data input pin of alternative multiplexer links to each other with the output terminal (lfsr1_out and lfsr2_out) of two linear feedback shift registers respectively with second data input pin; The input end of code translator links to each other with the output terminal of alternative multiplexer, and the output terminal of code translator (output signal end) is exported frequency hopping code.
Clock signal is being controlled the operation between each module, and reset signal resets each module when powering on, and makes it be in original state.
The functional character of frequency adjustment circuit shown in Figure 5 is; The selection input position of alternative multiplexer is a true random number; So the selection completely random between the output of two linear feedback shift registers, this will make that the sequence of output is longer more unpredictable.Code translator is so long as be used for the output of alternative multiplexer is deciphered, thereby generates the frequency hopping code that bit format is selected in the input that meets three-state buffer in the oscillator.
Certainly, except that code translator, sequencer before can be produced by additive method, as long as the sequence randomness that produces enough by force.
Fig. 2 schematically shows one of the present invention can not clone the structural drawing of function structure based on the physics of multi-frequency section, and it comprises with lower port:
The enable signal input end (not marking among the figure) of each oscillator is used for the enable signal of reception oscillator, the Push And Release of control generator;
Excitation input end (input stimulus end): be used for receiving peripheral excitation;
Response output terminal (output terminal) is used for this response of structure output;
The clock signal and the reset signal (not marking among the figure) that also have total system.
As shown in Figure 2; Can not clone function structure based on the physics of multi-frequency section selects two multiplexers, a frequency adjustment circuit, two counters and a comparer to form by a plurality of oscillators, a N; The output clock and the N of oscillator selects the data input pin of two multiplexers to link to each other; Pumping signal selects the selection position input end of two multiplexers to link to each other with N; N selects two clock signals of two multiplexers output to link to each other with the input end of clock of two counters respectively, is used for flip-flop number, and the count value of two counters links to each other with the data input pin of a comparer; Comparative result produces frequency hopping code as response output time through frequency adjustment circuit and feeds back in the oscillator array, and frequency hopping code is received the input end that enables of each three-state buffer in each oscillator.
Physics based on the multi-frequency section shown in Figure 2 can not be cloned function structure, and all oscillators all are by same hard macroelement exampleization, so their structure is identical, and they all link to each other with same frequency hopping code, so oscillation frequency is also identical.Be different from traditional physics based on oscillator and can not clone function, these oscillators all are reconfigurable oscillators, in the process that produces response, and response output of every generation, the oscillation frequency of oscillator just can change accordingly.We know that because the uncontrollability on making, can there be small difference in the oscillation frequency of oscillator, and these have the oscillation frequency of fine difference just to form a frequency band.In entire circuit, the oscillation frequency of oscillator has multiple, and each oscillation frequency all can have a frequency band, so exists a plurality of frequency bands in the entire circuit.Transformation between each frequency band at random.
The course of work that can not clone function based on the multi-frequency section is following:
When circuit powered on, reset signal placed original state with all modules, the whole zero clearings of counter, and oscillator all is in off state, and the frequency hopping code of frequency adjustment circuit output also has an initial value.After a period of time, the oscillator starting oscillation, pumping signal also begins orderly generation, is used for selecting two oscillators of comparison.After selecting the output of two multiplexers through N, the clock signal that is used to two oscillators output of comparison triggers two counters respectively; When one of them counter reaches certain value; Comparer compares the value of two counters; Result relatively is as a response output, and this response simultaneously produces a new frequency hopping code through frequency adjustment circuit, and frequency hopping code feeds back in the oscillator array; Thereby receive the oscillation frequency that input end changes each oscillator that enables of each three-state buffer, make that promptly frequency band shifts.In this simultaneously, counter O reset, input stimulus also changes, select two new oscillators again flip-flop number compare.So back and forth just can obtain a string output sequence at random.
The assailant is if come the present invention is attacked through the mode of modeling, and it must solve two problems:
The speed of each oscillator oscillation frequency order under 1 each frequency band
Transfer relationship between 2 each frequency bands
The assailant can not obtain the concrete implementation of frequency adjustment circuit through the mode of physical attacks, thereby because the delay circuit that all might destroy core to a little destruction of circuit structure makes its inefficacy.If still apply suitable excitation sequentially, although can obtain the speed order of frequency between one group of oscillator, but clearly, this order comes predicated response to can not get correct result with it not in any frequency band.
For for K+1 oscillator, the speed order under each frequency band all has (K+1) if adopt exhaustive method to crack the circuit of this structure! Kind, and for M frequency band, the assailant can suppose earlier that it is in certain frequency band; Total M kind possibility, produce first output after, according to frequency hopping figure; Frequency band is transferred to any in remaining (M-1) individual frequency band, but its can't know, same; Output of every afterwards generation, next frequency band still are (M-1) to plant possibility.Suppose that this PUF exports the K position altogether; The speed order of output procedure medium frequency section all has (K+1) to plant; Frequency band has M kind possibility when producing first output, and frequency band all has (M-1) to plant possibility in the time of (K-1) after producing, and the mathematical expectation of the number of times of the required trial of success attack is as shown in the table:
Table-1 cracks the comparison of the required number of times of attack of different size PUF
| M | K | N |
| 3 | 5 | 8.96×10 9 |
| 7 | 5 | 1.20×10 22 |
| 7 | 15 | 4.81×10 104 |
| 15 | 15 | 5.37×10 216 |
| 15 | 35 | 2.52×10 663 |
Can be known that by table 1 oscillation frequency of oscillator is many more among the PUF, the PUF of generation output figure place is many more, and the number of times that the assailant need attempt comparison increases with exponential, and the conclusion that obtains on this and the frequency hopping figure is consistent.For a small-scale PUF, when the M value is 7, k is 15 o'clock, and the average time that cracks this required comparison of system surpasses 4.81 * 10
104, and traditional PUF based on oscillator, after the assailant obtained the relative frequency relation between each oscillator, it is used for the success attack rate was 100%.The design of this paper has improved security greatly.
Claims (5)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011104027387A CN102521538A (en) | 2011-12-07 | 2011-12-07 | Physical no-cloning function structure based on multi-frequency band |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011104027387A CN102521538A (en) | 2011-12-07 | 2011-12-07 | Physical no-cloning function structure based on multi-frequency band |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102521538A true CN102521538A (en) | 2012-06-27 |
Family
ID=46292449
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011104027387A Pending CN102521538A (en) | 2011-12-07 | 2011-12-07 | Physical no-cloning function structure based on multi-frequency band |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102521538A (en) |
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103188075A (en) * | 2013-02-01 | 2013-07-03 | 广州大学 | Secret key and true random number generator and method for generating secret key and true random number |
| CN103198267A (en) * | 2013-03-18 | 2013-07-10 | 宁波大学 | Reconfigurable multi-port physical unclonable functions (PUF) circuit unit |
| CN103345594A (en) * | 2013-07-02 | 2013-10-09 | 华中科技大学 | PUF circuit unit based on Thyristor |
| CN103810446A (en) * | 2012-11-15 | 2014-05-21 | 中国科学院研究生院 | Physical unclonable function circuit based on on-chip global interconnection random delay network |
| CN103902930A (en) * | 2014-03-10 | 2014-07-02 | 杭州晟元芯片技术有限公司 | Physical unclonable function circuit structure based on ring oscillators |
| CN105474167A (en) * | 2013-08-23 | 2016-04-06 | 高通股份有限公司 | Applying circuit delay-based physically unclonable functions (PUFs) for masking operation of memory-based PUFs to resist invasive and clone attacks |
| CN103839013B (en) * | 2014-02-27 | 2017-01-25 | 杭州晟元数据安全技术股份有限公司 | Physical non-cloneable functional circuit structure based on three delay chains |
| CN106569776A (en) * | 2016-11-09 | 2017-04-19 | 上海华虹集成电路有限责任公司 | Tero random number generator |
| CN106878014A (en) * | 2017-03-29 | 2017-06-20 | 中国电子产品可靠性与环境试验研究所 | Random number key generation device and random number key generation method |
| CN106874799A (en) * | 2017-02-27 | 2017-06-20 | 广东顺德中山大学卡内基梅隆大学国际联合研究院 | A kind of physics unclonable function generation method based on clock distributing network |
| CN108540109A (en) * | 2018-04-11 | 2018-09-14 | 中国电子科技集团公司第五十八研究所 | Physical fingerprint generative circuit based on ring oscillator and method |
| CN108768619A (en) * | 2018-06-08 | 2018-11-06 | 中国电子科技集团公司第五十八研究所 | A kind of strong PUF circuits and its working method based on ring oscillator |
| CN108763977A (en) * | 2018-05-04 | 2018-11-06 | 河海大学常州校区 | A kind of circuit, electronic device and the implementation method of clamper phase inverter PUF |
| US10175949B2 (en) | 2016-09-06 | 2019-01-08 | Arizona Board Of Regents Acting For And On Behalf Of Northern Arizona University | Data compiler for true random number generation and related methods |
| WO2022104731A1 (en) * | 2020-11-20 | 2022-05-27 | 京东方科技集团股份有限公司 | Security protection method and apparatus for heterogeneous system, and processor |
| CN116002689A (en) * | 2022-12-15 | 2023-04-25 | 浙江大学 | Silicon-based optical PUF, preparation method and application thereof |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1678985A (en) * | 2002-09-06 | 2005-10-05 | 皇家飞利浦电子股份有限公司 | Feedback random number generation method and system |
| CN101944908A (en) * | 2010-09-28 | 2011-01-12 | 中国人民解放军国防科学技术大学 | Multiplexing delay unit circuit |
-
2011
- 2011-12-07 CN CN2011104027387A patent/CN102521538A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1678985A (en) * | 2002-09-06 | 2005-10-05 | 皇家飞利浦电子股份有限公司 | Feedback random number generation method and system |
| CN101944908A (en) * | 2010-09-28 | 2011-01-12 | 中国人民解放军国防科学技术大学 | Multiplexing delay unit circuit |
Non-Patent Citations (1)
| Title |
|---|
| MAITI A等: "Improving the quality of a physical unclonable function using configurable ring oscillators", 《FIELD PROGRAMMABLE LOGIC AND APPLICATIONS》, 31 December 2009 (2009-12-31), pages 703 - 707 * |
Cited By (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103810446A (en) * | 2012-11-15 | 2014-05-21 | 中国科学院研究生院 | Physical unclonable function circuit based on on-chip global interconnection random delay network |
| CN103188075B (en) * | 2013-02-01 | 2016-01-06 | 广州大学 | A kind of method of key and real random number generator and generation key and true random number |
| CN103188075A (en) * | 2013-02-01 | 2013-07-03 | 广州大学 | Secret key and true random number generator and method for generating secret key and true random number |
| CN103198267A (en) * | 2013-03-18 | 2013-07-10 | 宁波大学 | Reconfigurable multi-port physical unclonable functions (PUF) circuit unit |
| CN103198267B (en) * | 2013-03-18 | 2015-12-09 | 宁波大学 | A kind of restructural multiport PUF circuit unit |
| CN103345594A (en) * | 2013-07-02 | 2013-10-09 | 华中科技大学 | PUF circuit unit based on Thyristor |
| US9948470B2 (en) | 2013-08-23 | 2018-04-17 | Qualcomm Incorporated | Applying circuit delay-based physically unclonable functions (PUFs) for masking operation of memory-based PUFs to resist invasive and clone attacks |
| CN105474167A (en) * | 2013-08-23 | 2016-04-06 | 高通股份有限公司 | Applying circuit delay-based physically unclonable functions (PUFs) for masking operation of memory-based PUFs to resist invasive and clone attacks |
| CN103839013B (en) * | 2014-02-27 | 2017-01-25 | 杭州晟元数据安全技术股份有限公司 | Physical non-cloneable functional circuit structure based on three delay chains |
| CN103902930A (en) * | 2014-03-10 | 2014-07-02 | 杭州晟元芯片技术有限公司 | Physical unclonable function circuit structure based on ring oscillators |
| CN103902930B (en) * | 2014-03-10 | 2016-09-07 | 杭州晟元数据安全技术股份有限公司 | The unclonable functional circuit structure of physics based on ring oscillator |
| US10402171B1 (en) | 2016-09-06 | 2019-09-03 | The Arizona Board of Regents Acting for and on Behalf of Northern Arizona University | Data compiler for true random number generation and related methods |
| US10175949B2 (en) | 2016-09-06 | 2019-01-08 | Arizona Board Of Regents Acting For And On Behalf Of Northern Arizona University | Data compiler for true random number generation and related methods |
| CN106569776A (en) * | 2016-11-09 | 2017-04-19 | 上海华虹集成电路有限责任公司 | Tero random number generator |
| CN106874799A (en) * | 2017-02-27 | 2017-06-20 | 广东顺德中山大学卡内基梅隆大学国际联合研究院 | A kind of physics unclonable function generation method based on clock distributing network |
| CN106874799B (en) * | 2017-02-27 | 2020-02-18 | 广东顺德中山大学卡内基梅隆大学国际联合研究院 | A Method for Generating Physically Unclonable Functions Based on Clock Distribution Network |
| CN106878014A (en) * | 2017-03-29 | 2017-06-20 | 中国电子产品可靠性与环境试验研究所 | Random number key generation device and random number key generation method |
| CN108540109A (en) * | 2018-04-11 | 2018-09-14 | 中国电子科技集团公司第五十八研究所 | Physical fingerprint generative circuit based on ring oscillator and method |
| CN108763977A (en) * | 2018-05-04 | 2018-11-06 | 河海大学常州校区 | A kind of circuit, electronic device and the implementation method of clamper phase inverter PUF |
| CN108768619A (en) * | 2018-06-08 | 2018-11-06 | 中国电子科技集团公司第五十八研究所 | A kind of strong PUF circuits and its working method based on ring oscillator |
| CN108768619B (en) * | 2018-06-08 | 2021-07-06 | 中国电子科技集团公司第五十八研究所 | Working method of strong PUF circuit based on ring oscillator |
| WO2022104731A1 (en) * | 2020-11-20 | 2022-05-27 | 京东方科技集团股份有限公司 | Security protection method and apparatus for heterogeneous system, and processor |
| CN116002689A (en) * | 2022-12-15 | 2023-04-25 | 浙江大学 | Silicon-based optical PUF, preparation method and application thereof |
| CN116002689B (en) * | 2022-12-15 | 2023-08-04 | 浙江大学 | Silicon-based optical PUF, preparation method and application thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102521538A (en) | Physical no-cloning function structure based on multi-frequency band | |
| CN104200180B (en) | Physical unclonable function based on reconfigurable ring oscillators and generation method of physical unclonable function based on reconfigurable ring oscillators | |
| CN106533654B (en) | Configurable physical unclonable function circuit and its response generation method | |
| CN107145804B (en) | A Low Overhead RO PUF Circuit Structure Based on FPGA | |
| Zhang et al. | XOR gate based low-cost configurable RO PUF | |
| CN108768619B (en) | Working method of strong PUF circuit based on ring oscillator | |
| CN101378258B (en) | A modular frequency division unit and frequency divider | |
| CN107483180B (en) | A High Stability Physically Unclonable Function Circuit | |
| KR101987141B1 (en) | Random number generator | |
| CN103902930A (en) | Physical unclonable function circuit structure based on ring oscillators | |
| CN104168264B (en) | A kind of low cost, high security physics unclonable function circuit | |
| CN103902929A (en) | Physical unclonable function circuit structure based on double delay chains | |
| CN106919860B (en) | Circuit for implementing a physically unclonable function and corresponding operating method | |
| CN104113343A (en) | Grouping pseudo random rotation thermometer decoding circuit | |
| US9858042B1 (en) | Configurable ring oscillator | |
| CN111835525B (en) | A Configurable RO PUF Based on FPGA | |
| KR101623109B1 (en) | Apparatus To Implement Physically Unclonable Functions On FPGA | |
| CN114357539A (en) | Frequency-controllable PUF circuit based on ring oscillator | |
| Zhou et al. | PL-MRO PUF: High speed pseudo-LFSR PUF based on multiple ring oscillators | |
| WO2020014993A1 (en) | Fpga-based method for designing parallel pseudo-random sequence generator | |
| CN108681441A (en) | A kind of random number generator based on BR-PUF | |
| Li et al. | A novel transition effect ring oscillator based true random number generator for a security SoC | |
| US10140096B1 (en) | Preventing ring oscillator phase-lock | |
| CN210469353U (en) | A Key Generation Circuit Based on Physical Unclonable Technology | |
| CN106201436A (en) | True Random Number Generator based on double coupling Fibonacci oscillation rings |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20120627 |