[go: up one dir, main page]

CN102509734A - Method for preparing Ge-based MOS (metal-oxide semiconductor) capacitor by using ALD (atomic layer deposition) - Google Patents

Method for preparing Ge-based MOS (metal-oxide semiconductor) capacitor by using ALD (atomic layer deposition) Download PDF

Info

Publication number
CN102509734A
CN102509734A CN2011103489001A CN201110348900A CN102509734A CN 102509734 A CN102509734 A CN 102509734A CN 2011103489001 A CN2011103489001 A CN 2011103489001A CN 201110348900 A CN201110348900 A CN 201110348900A CN 102509734 A CN102509734 A CN 102509734A
Authority
CN
China
Prior art keywords
ald
substrate
gate dielectric
rapid thermal
based substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2011103489001A
Other languages
Chinese (zh)
Inventor
卢红亮
耿阳
孙清清
王鹏飞
张卫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fudan University
Original Assignee
Fudan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fudan University filed Critical Fudan University
Priority to CN2011103489001A priority Critical patent/CN102509734A/en
Publication of CN102509734A publication Critical patent/CN102509734A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

The invention belongs to the technical field of semiconductors, and specifically relates to a method for preparing a Ge-based MOS (metal-oxide semiconductor) capacitor by using ALD (atomic layer deposition). The method disclosed by the invention comprises the following steps of: firstly, performing rapid thermal oxidization treatment on a Ge-based substrate to form GeO2; secondly, depositing high-dielectric-constant HfO2 on the GeO2 to serve as a gate dielectric; and finally, manufacturing an electrode to form the Ge-based MOS capacitor. According to the method disclosed by the invention, a layer of high-quality GeO2 is formed on the surface of the Ge-based substrate by adopting a rapid thermal oxidization treatment method, so that Ge can be prevented from diffusing, defect charges and the density of interface state are reduced, and the interface characteristics are improved; and the deposited HfO2 dielectric layer is accurately-controllable in thickness, excellent in conformality, strong in interface controllability and good in uniformity. By adoption of the method disclosed by the invention, the electrical properties of the Ge-based MOS capacitor can be greatly improved, and then the performance of a Ge-based MOS transistor is improved.

Description

一 种利用ALD制备锗基MOS电容的方法 one A kind of method utilizing ALD to prepare germanium-based MOS capacitor

技术领域 technical field

本发明属于半导体技术领域,具体涉及一种利用ALD制作锗基MOS电容的方法。 The invention belongs to the technical field of semiconductors, and in particular relates to a method for making germanium-based MOS capacitors by using ALD.

背景技术 Background technique

自20世纪60年代以来,硅一直是现代电子工业中最重要的半导体材料,主要是由于它形成非常高质量的天然氧化物用于表面钝化。经过40多年的持续小型化,经典体硅MOSFET的缩小正接近其许多基本极限,这就需要新材料和新的器件结构的创新。 Since the 1960s, silicon has been the most important semiconductor material in the modern electronics industry, mainly due to the fact that it forms very high-quality native oxides for surface passivation. After more than 40 years of continuous miniaturization, the scaling of the classic bulk MOSFET is approaching many of its fundamental limits, requiring innovations in new materials and new device structures.

高介电常数(k)材料可以对介质物理厚度的限制放宽k/3.9倍,其在硅基集成电路领域的研究已取得了不少的进展,Intel公司已将高k栅介质材料和金属栅应用到了其45 nm节点的CPU制造技术当中,取得了优异的性能。但是其也面临着一些问题,如氧化物与界面的质量比SiO2差很多,由于库伦散射、声子散射等原因,导致沟道迁移率的下降等。 High dielectric constant (k) materials can relax the restriction on the physical thickness of the dielectric by k/3.9 times, and its research in the field of silicon-based integrated circuits has made a lot of progress. Intel has combined high-k gate dielectric materials and metal gates It has been applied to the CPU manufacturing technology of its 45 nm node and has achieved excellent performance. However, it also faces some problems, such as the quality of the oxide and the interface is much worse than that of SiO 2 , and the channel mobility decreases due to Coulomb scattering and phonon scattering.

由于半导体锗(Ge)的迁移率比硅大的多(电子迁移率约为两倍,空穴迁移率约为4倍),可以缓和MOSFET漏极电流饱和问题,而且与传统的硅基集成电路技术相兼容,所以锗被认为是很有前景的沟道替换材料。 Since the mobility of semiconductor germanium (Ge) is much larger than that of silicon (the mobility of electrons is about twice, and the mobility of holes is about 4 times), it can alleviate the problem of MOSFET drain current saturation, and it is different from traditional silicon-based integrated circuits. Technology is compatible, so germanium is considered to be a promising channel replacement material.

最近,许多高k栅介质被应用到Ge基MOS上,例如氧化铝、氧化铪、氧化锆等。他们在减小等效氧化层厚度(EOT),减小栅泄漏电流,增加空穴迁移率等方面很有潜力。但是,空穴的迁移率并没有比硅材料增加四倍,电子的迁移率也没有显著的提升,可能主要是因为栅介质和Ge半导体表面形成的界面不够完美或者界面态密度太高造成的。 Recently, many high-k gate dielectrics have been applied to Ge-based MOS, such as aluminum oxide, hafnium oxide, zirconium oxide, etc. They have great potential in reducing equivalent oxide thickness (EOT), reducing gate leakage current, and increasing hole mobility. However, the mobility of holes is not four times higher than that of silicon materials, and the mobility of electrons is not significantly improved, which may be mainly because the interface formed between the gate dielectric and the Ge semiconductor surface is not perfect or the interface state density is too high.

另外,发展与现代CMOS工艺相兼容的薄膜制备技术也是微电子研究的热点。其中原子层淀积技术(Atomic Layer Deposition,ALD)是一种可对薄膜厚度进行单原子层级别或者说埃(Ǻ)级别控制的化学气相淀积技术。ALD技术从上世纪70年代发展至今已取得很大进展,其已写进了国际半导体技术路线图(ITRS),作为与微电子工艺兼容的候选技术在微电子领域显示出广阔的应用前景。 In addition, the development of thin film preparation technology compatible with modern CMOS technology is also a hot spot in microelectronics research. Among them, atomic layer deposition technology (Atomic Layer Deposition, ALD) is a chemical vapor deposition technology that can control the thickness of the film at the single atomic layer level or Angstrom (Ǻ) level. ALD technology has made great progress since its development in the 1970s, and it has been written into the International Semiconductor Technology Roadmap (ITRS). As a candidate technology compatible with microelectronics technology, it shows broad application prospects in the field of microelectronics.

ALD技术之所以受到业界青睐,跟其所特有的生长原理和技术特点有关的。ALD淀积虽然是一种化学气相淀积(CVD)技术,但与传统的CVD技术相比,还是有很大差别的,ALD技术是基于顺次进行的表面饱和化学自限制的生长过程,它将反应气体交替脉冲式的通入到反应腔中。一个ALD反应循环包含4个步骤:(1)第一种反应前体以脉冲的方式进入反应腔并化学吸附在衬底表面;(2)待表面吸附饱和后,用惰性气体将多余的反应前体吹洗出反应腔;(3)接着第二种反应前体以脉冲的方式进入反应腔,并与上一次化学吸附在表面上的前体发生反应;(4)待反应完全后再用惰性气体将多余的反应前体及其副产物吹洗出反应腔。整个ALD生长过程由一个周期的多次循环重复实现。所有的ALD的本质特征就是表面反应达到饱和,使得生长自动停止,因此薄膜的厚度直接正比于表面反应已完成的次数,既反应循环数,这样可以通过控制淀积的反应循环数,就可以实现对薄膜厚度的精确控制。另外由于其自限制的表面反应特性,可对高宽比很大的表面形成均匀的覆盖。此外通过控制不同源脉冲循环的次数比例也可以控制薄膜中不同物质的含量。 The reason why ALD technology is favored by the industry is related to its unique growth principle and technical characteristics. Although ALD deposition is a chemical vapor deposition (CVD) technology, it is quite different from the traditional CVD technology. ALD technology is based on the sequential surface saturation chemical self-limiting growth process. The reaction gas is alternately pulsed into the reaction chamber. An ALD reaction cycle consists of four steps: (1) The first reaction precursor enters the reaction chamber in a pulsed manner and is chemically adsorbed on the substrate surface; (2) After the surface adsorption is saturated, the excess reaction precursor is removed with an inert gas. (3) Then the second reaction precursor enters the reaction chamber in a pulsed manner, and reacts with the precursor chemically adsorbed on the surface last time; (4) After the reaction is complete, use an inert The gas flushes excess reaction precursors and their by-products out of the reaction chamber. The whole ALD growth process is realized by repeating multiple cycles of one cycle. The essential feature of all ALD is that the surface reaction reaches saturation, which makes the growth stop automatically. Therefore, the thickness of the film is directly proportional to the number of times the surface reaction has been completed, that is, the number of reaction cycles. This can be achieved by controlling the number of deposition reaction cycles. Precise control of film thickness. In addition, due to its self-limiting surface reaction characteristics, it can form a uniform coverage on the surface with a large aspect ratio. In addition, the content of different substances in the film can also be controlled by controlling the ratio of pulse cycles of different sources.

发明内容 Contents of the invention

本发明的目的是提供一种能改善Ge基MOS电容电学性能的Ge基MOS电容及其制备方法。 The object of the present invention is to provide a Ge-based MOS capacitor capable of improving the electrical performance of the Ge-based MOS capacitor and a preparation method thereof.

本发明提出的Ge基MOS电容,由Ge基衬底(101)、快速热氧化形成的GeO2(103)、HfO2栅介质层(104)和电极(105)构成。 The Ge-based MOS capacitor proposed by the invention is composed of a Ge-based substrate (101), GeO2 (103) formed by rapid thermal oxidation, an HfO2 gate dielectric layer (104) and an electrode (105).

本发明的Ge基MOS电容制备方法包括以下步骤: Ge-based MOS capacitance preparation method of the present invention comprises the following steps:

1)对Ge基衬底进行清洗; 1) Cleaning the Ge-based substrate;

2)对清洗好的衬底进行快速热氧化(RTO),形成GeO2 2) Perform rapid thermal oxidation (RTO) on the cleaned substrate to form GeO 2 ;

3)将经过快速热氧化的衬底放入ALD腔,反应腔温度为150-300oC,顺次通入Hf[N(C2H5)(CH3)]4和去离子水以完成一个ALD循环,生成HfO2栅介质层;ALD循环次数由HfO2栅介质层的厚度要求确定; 3) Put the rapidly thermally oxidized substrate into the ALD chamber, the temperature of the reaction chamber is 150-300 o C, and sequentially pass Hf[N(C 2 H 5 )(CH 3 )] 4 and deionized water to complete One ALD cycle to generate the HfO 2 gate dielectric layer; the number of ALD cycles is determined by the thickness requirements of the HfO 2 gate dielectric layer;

4)在HfO2栅介质层上制作电极。 4) Make electrodes on the HfO 2 gate dielectric layer.

上述步骤1)的清洗过程为:先将Ge基衬底在乙醇中浸泡5-10 min,然后再在丙酮中超声清洗5-10 min,然后再用乙醇超声清洗5-10 min用以去除表面油污等杂质,用去离子水冲洗几次后用1:50体积的氢氟酸和去离子水循环几次超声震荡和漂洗以去除表面天然GeOx,每步15-20 s,最后用高纯氮吹干待用。 The cleaning process of the above step 1) is: first soak the Ge-based substrate in ethanol for 5-10 min, then ultrasonically clean it in acetone for 5-10 min, and then use ethanol ultrasonic cleaning for 5-10 min to remove the surface For impurities such as oil stains, rinse with deionized water for several times, then use 1:50 volume of hydrofluoric acid and deionized water to cycle several times for ultrasonic oscillation and rinse to remove the natural GeO x on the surface, each step is 15-20 s, and finally use high-purity nitrogen Blow dry and set aside.

上述步骤2)快速热氧化过程为:将清洗过的Ge基衬底放入400 oC的ALD反应腔中氧化3-10 min, O2流量为400-800 sccm,直接在ALD生长高k介质薄膜的反应腔体中生长GeO2界面控制层,这种方法可以避免其表面与空气接触后发生化学反应,从而可以提高界面特性。 The above step 2) rapid thermal oxidation process is: place the cleaned Ge-based substrate in an ALD reaction chamber at 400 o C for oxidation for 3-10 min, the O 2 flow rate is 400-800 sccm, and directly grow high-k dielectric in ALD The GeO 2 interface control layer is grown in the reaction cavity of the thin film. This method can avoid chemical reaction after its surface is in contact with air, so that the interface characteristics can be improved.

上述步骤3)ALD淀积过程一个循环的步骤为:首先通入Hf[N(C2H5)(CH3)]4脉冲时间1-5 s,然后通入N2脉冲时间1-5 s,再次通入H2O脉冲时间0.3-1.0 s,最后通入N2脉冲时间0.5-2.0 s。 Step 3 above) The steps of one cycle of ALD deposition process are: first pass Hf[N(C 2 H 5 )(CH 3 )] 4 pulse time 1-5 s, then pass N 2 pulse time 1-5 s , the pulse time of H 2 O is 0.3-1.0 s again, and the pulse time of N 2 is 0.5-2.0 s at last.

本发明采用快速热氧化处理方法在Ge基衬底表面形成一层高质量的GeO2,可防止Ge的扩散,减小缺陷电荷和界面态密度,改善界面特性;所淀积的HfO2介质层,厚度可精确控制性,保形性能优异,界面控制能力强,均匀性好。本发明可大大提高Ge基MOS电容的电学特性,从而提高Ge基MOS晶体管的性能。 The present invention adopts a rapid thermal oxidation treatment method to form a layer of high-quality GeO 2 on the surface of a Ge-based substrate, which can prevent the diffusion of Ge, reduce defect charges and interface state density, and improve interface characteristics; the deposited HfO 2 dielectric layer , The thickness can be precisely controlled, the shape retention performance is excellent, the interface control ability is strong, and the uniformity is good. The invention can greatly improve the electrical characteristics of the Ge-based MOS capacitor, thereby improving the performance of the Ge-based MOS transistor.

附图说明 Description of drawings

图1 为整个Ge基MOS电容的制作流程图。 Figure 1 is a flow chart of the fabrication of the entire Ge-based MOS capacitor.

图2 为清洗前的Ge衬底结构。 Figure 2 shows the Ge substrate structure before cleaning.

图3 为清洗后的Ge衬底结构。 Figure 3 shows the Ge substrate structure after cleaning.

图4 为在Ge衬底上经过快速热氧化后的结构。 Figure 4 shows the structure after rapid thermal oxidation on a Ge substrate.

图5为在快速热氧化处理后的衬底上淀积HfO2栅介质后的结构。 Fig. 5 is the structure after depositing HfO2 gate dielectric on the substrate after rapid thermal oxidation treatment.

图6为在栅介质上淀积金属电极后的结构。 FIG. 6 is a structure after depositing a metal electrode on the gate dielectric.

具体实施方式 Detailed ways

下面结合整个Ge基MOS电容的制作流程图1与具体实施方式对本发明作进一步详细的说明,在图中,为了方便说明,放大或缩小了层和区域的厚度,所示大小并不代表实际尺寸。尽管这些图并不能完全准确的反映出器件的实际尺寸,但是它们还是完整的反映了区域和组成结构之间的相互关系。 The present invention will be further described in detail below in conjunction with the manufacturing flow chart 1 of the entire Ge-based MOS capacitor and specific implementation methods. In the figure, for the convenience of description, the thickness of the layers and regions is enlarged or reduced, and the size shown does not represent the actual size. . Although these figures do not fully reflect the actual size of the device, they still fully reflect the interrelationships between the regions and the constituent structures.

步骤1:选取商业单晶Ge片,n型Sb掺杂,晶向(100),电阻率0.21-0.26 Ω·cm作为衬底,即图2中的101层,但未经清洗的Ge衬底表面会有一层自然氧化的GeOx,即图2中的102层; Step 1: Select a commercial single crystal Ge wafer, n-type Sb doped, crystal orientation (100), resistivity 0.21-0.26 Ω cm as the substrate, that is, the 101 layer in Figure 2, but the Ge substrate that has not been cleaned There will be a layer of naturally oxidized GeO x on the surface, which is the 102 layer in Figure 2;

步骤2:将衬底放入乙醇中浸泡10 min; Step 2: Soak the substrate in ethanol for 10 min;

步骤3:将衬底放入丙酮中超声清洗10 min; Step 3: put the substrate into acetone and ultrasonically clean it for 10 min;

步骤4:将衬底放入乙醇中超声清洗10 min; Step 4: put the substrate into ethanol and ultrasonically clean it for 10 min;

步骤5:用去离子水冲洗几次; Step 5: Rinse several times with deionized water;

步骤6:将衬底放入1:50的氢氟酸溶液超声震荡15 s; Step 6: put the substrate into a 1:50 hydrofluoric acid solution and ultrasonically vibrate for 15 s;

步骤7:将衬底取出用去离子水漂洗15 s; Step 7: Take out the substrate and rinse it with deionized water for 15 s;

步骤8:重复步骤6和7几次以去除自然GeOx层; Step 8: Repeat steps 6 and 7 several times to remove the natural GeO x layer;

步骤9:用N2将衬底吹干,即得图3所示的Ge基衬底; Step 9: Blow dry the substrate with N to obtain the Ge-based substrate shown in Figure 3;

步骤10:将衬底放入ALD反应腔,通入O2,快速热氧化5min,温度400 oC,氧气流量600 sccm,生成如图4所示结构,103层为快速热氧化形成的高质量GeO2Step 10: Put the substrate into the ALD reaction chamber, pass in O 2 , perform rapid thermal oxidation for 5 minutes, the temperature is 400 o C, and the oxygen flow rate is 600 sccm to form the structure shown in Figure 4. The 103 layer is a high-quality material formed by rapid thermal oxidation. GeO 2 ;

步骤11:在形成高质量GeO2后,ALD反应腔体开始降温,直到其温度降到生长高k栅介质的反应温度(250 oC),立马开始ALD生长HfO2介质层,顺次通入Hf源与去离子水,达到要求的循环数以获得要求的栅介质薄膜,其中生长时,反应腔压力为2-5 torr,一个循环周期通入气体的时间分别为Hf[N(C2H5)(CH3)]4:N2:H2O:N2=1.0 s:3.0 s:0.3 s:1.0 s, 形成如图5所示的结构,104层为ALD淀积的HfO2Step 11: After forming high-quality GeO 2 , the ALD reaction chamber begins to cool down until its temperature drops to the reaction temperature (250 o C) for growing high-k gate dielectric, and immediately starts ALD to grow the HfO 2 dielectric layer, and sequentially pass through Hf source and deionized water, reach the required number of cycles to obtain the required gate dielectric film, wherein during growth, the reaction chamber pressure is 2-5 torr, and the time for feeding gas in one cycle is Hf[N(C 2 H 5 )(CH 3 )] 4 : N 2 : H 2 O: N 2 =1.0 s: 3.0 s: 0.3 s: 1.0 s, forming a structure as shown in Figure 5, and layer 104 is HfO 2 deposited by ALD.

步骤12:取出反应腔中的Ge片,淀积电极。电极材料可以选用铝、金、铂、氮化钛等多种材料,制作方法可采用蒸发、溅射等多种工艺,形成图6所示的结构,105代表形成的电极。 Step 12: Take out the Ge sheet in the reaction chamber, and deposit electrodes. The electrode material can be selected from various materials such as aluminum, gold, platinum, titanium nitride, etc., and the production method can be various processes such as evaporation and sputtering to form the structure shown in Figure 6, and 105 represents the formed electrode.

Claims (5)

1.一种锗基MOS电容,其特征在于由Ge基衬底、在Ge基衬底快速热氧化形成的GeO2、在GeO2上由原子层淀积生长的HfO2栅介质层和电极构成。 1. A germanium-based MOS capacitor is characterized in that it consists of a Ge-based substrate, GeO2 formed by rapid thermal oxidation of the Ge-based substrate, HfO2 gate dielectric layer and electrodes formed by atomic layer deposition on GeO2 . 2.一种锗基MOS电容的制备方法,其特征在于具体步骤为: 2. a kind of preparation method of germanium base MOS electric capacity is characterized in that concrete steps are: 1)对Ge基衬底进行清洗; 1) Cleaning the Ge-based substrate; 2)对清洗好的衬底进行快速热氧化,形成GeO2 2) Perform rapid thermal oxidation on the cleaned substrate to form GeO 2 ; 3)将经过快速热氧化的衬底放入ALD反应腔,反应腔温度为150-300oC,反应腔的工作压强保持在2-5 torr;顺次通入Hf[N(C2H5)(CH3)]4和去离子水以完成一个ALD循环,生成HfO2栅介质层;ALD循环次数由HfO2栅介质层的厚度要求确定; 3) Put the rapidly thermally oxidized substrate into the ALD reaction chamber, the temperature of the reaction chamber is 150-300 o C, and the working pressure of the reaction chamber is kept at 2-5 torr; the Hf[N(C 2 H 5 )(CH 3 )] 4 and deionized water to complete an ALD cycle to generate HfO 2 gate dielectric layer; the number of ALD cycles is determined by the thickness requirements of HfO 2 gate dielectric layer; 4)在HfO2栅介质层上制作电极。 4) Make electrodes on the HfO 2 gate dielectric layer. 3.根据权利要求1所述的制备方法,其特征在于步骤1)清洗过程为:先将Ge基衬底在乙醇中浸泡5-10 min,再在丙酮中超声清洗5-10 min;然后用乙醇超声清洗5-10 min用以去除表面油污杂质,用去离子水冲洗,用1:50体积的氢氟酸和去离子水循环超声震荡和漂洗以去除表面天然GeOx,每步15-20 s,最后用高纯氮吹干待用。 3. The preparation method according to claim 1, characterized in that step 1) the cleaning process is: first soak the Ge-based substrate in ethanol for 5-10 min, then ultrasonically clean it in acetone for 5-10 min; then use Ultrasonic cleaning with ethanol for 5-10 min to remove oily impurities on the surface, rinse with deionized water, and cycle ultrasonic vibration and rinse with 1:50 volume of hydrofluoric acid and deionized water to remove natural GeO x on the surface, 15-20 s per step , and finally blow dry with high-purity nitrogen for use. 4.根据权利要求2所述的制备方法,其特征在于步骤2)快速热氧化过程为:将清洗过的Ge基衬底放入400 oC的ALD反应腔中氧化3-10 min, O2流量为400-800 sccm。 4. The preparation method according to claim 2, characterized in that step 2) the rapid thermal oxidation process is: put the cleaned Ge-based substrate into an ALD reaction chamber at 400 o C for 3-10 min, O 2 The flow rate is 400-800 sccm. 5.根据权利要求2所述的制备方法,其特征在步骤3)中一个ALD循环的步骤为:首先通入Hf[N(C2H5)(CH3)]4脉冲时间1-5 s,然后通入N2脉冲时间1-5 s;然后通入H2O脉冲时间0.3-1.0 s,最后通入N2脉冲时间0.5-2.0 s。 5. The preparation method according to claim 2, characterized in that in step 3), the step of an ALD cycle is: first pass Hf[N(C 2 H 5 )(CH 3 )] 4 pulse time 1-5 s , and then pass N 2 pulse time 1-5 s; then pass H 2 O pulse time 0.3-1.0 s, and finally pass N 2 pulse time 0.5-2.0 s.
CN2011103489001A 2011-11-08 2011-11-08 Method for preparing Ge-based MOS (metal-oxide semiconductor) capacitor by using ALD (atomic layer deposition) Pending CN102509734A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011103489001A CN102509734A (en) 2011-11-08 2011-11-08 Method for preparing Ge-based MOS (metal-oxide semiconductor) capacitor by using ALD (atomic layer deposition)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011103489001A CN102509734A (en) 2011-11-08 2011-11-08 Method for preparing Ge-based MOS (metal-oxide semiconductor) capacitor by using ALD (atomic layer deposition)

Publications (1)

Publication Number Publication Date
CN102509734A true CN102509734A (en) 2012-06-20

Family

ID=46221801

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011103489001A Pending CN102509734A (en) 2011-11-08 2011-11-08 Method for preparing Ge-based MOS (metal-oxide semiconductor) capacitor by using ALD (atomic layer deposition)

Country Status (1)

Country Link
CN (1) CN102509734A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103219381A (en) * 2013-01-16 2013-07-24 南京大学 Germanium (Ge) base tri-gate device and manufacturing method thereof
CN103413837A (en) * 2013-07-08 2013-11-27 复旦大学 MOS capacitor of germanium based high dielectric constant insulated medium and preparation method thereof
CN106601587A (en) * 2016-11-29 2017-04-26 东莞市广信知识产权服务有限公司 A Ge-based MOS device structure

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060019466A1 (en) * 2004-07-22 2006-01-26 Nayfeh Ammar M Germanium substrate-type materials and approach therefor
CN1956147A (en) * 2005-10-26 2007-05-02 国际商业机器公司 Germanium-based semiconductor structure and manufacturing method thereof
CN1985352A (en) * 2004-07-30 2007-06-20 飞思卡尔半导体公司 Interfacial layer for use with high k dielectric materials
US20080029790A1 (en) * 2006-08-03 2008-02-07 Micron Technology, Inc. ALD of silicon films on germanium
CN101800167A (en) * 2009-02-09 2010-08-11 中国科学院微电子研究所 Method for preparing metal-oxide-semiconductor capacitor on germanium substrate

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060019466A1 (en) * 2004-07-22 2006-01-26 Nayfeh Ammar M Germanium substrate-type materials and approach therefor
CN1985352A (en) * 2004-07-30 2007-06-20 飞思卡尔半导体公司 Interfacial layer for use with high k dielectric materials
CN1956147A (en) * 2005-10-26 2007-05-02 国际商业机器公司 Germanium-based semiconductor structure and manufacturing method thereof
US20080029790A1 (en) * 2006-08-03 2008-02-07 Micron Technology, Inc. ALD of silicon films on germanium
CN101800167A (en) * 2009-02-09 2010-08-11 中国科学院微电子研究所 Method for preparing metal-oxide-semiconductor capacitor on germanium substrate

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
ANNELIES DELABIE: "《Effective electrical passivation of Ge(100)for high-k gate dielectric layers using germanium oxide》", 《APPLIED PHYSICS LETTERS》, vol. 91, no. 082904, 22 August 2007 (2007-08-22) *
RUILONG XIE: "《Interface-Engineered High-Mobility High-k/Ge pMOSFETs With 1-nm Equivalent Oxide Thickness》", 《IEEE TRANSACTIONS ON ELECTRON DEVICES》, vol. 56, no. 6, 30 June 2009 (2009-06-30), pages 1330 - 1335 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103219381A (en) * 2013-01-16 2013-07-24 南京大学 Germanium (Ge) base tri-gate device and manufacturing method thereof
CN103219381B (en) * 2013-01-16 2016-03-30 南京大学 Ge base tri-gate devices and manufacture method
CN103413837A (en) * 2013-07-08 2013-11-27 复旦大学 MOS capacitor of germanium based high dielectric constant insulated medium and preparation method thereof
CN106601587A (en) * 2016-11-29 2017-04-26 东莞市广信知识产权服务有限公司 A Ge-based MOS device structure

Similar Documents

Publication Publication Date Title
CN102332395B (en) A method for selectively depositing gate oxide and gate electrode
CN101752236B (en) A Method of Atomic Layer Deposition Al2O3/HfO2 for Adjusting Band Compensation Between GaAs Semiconductor and Gate Dielectric
KR101286309B1 (en) Replacement metal gate transistors with reduced gate oxide leakage
CN103367408B (en) Based on the gate dielectric material and preparation method thereof of silicon substrate high-k
KR20050072087A (en) Atomic layer deposition of high k metal oxide
CN103094325B (en) Semiconductor device and manufacture method thereof
CN102629559B (en) Manufacture method of stacked gate SiC-metal insulator semiconductor (MIS) capacitor
CN102592974B (en) Preparation method for high-K medium film
KR101078498B1 (en) Manufacturing method of insulator thin film
JP2021528859A (en) How to Form Nanowire Devices
CN102664147A (en) Method for preparing Hf-based high-K gate dielectric film on GaAs substrate
CN102403367A (en) High-mobility MOS (Metal Oxide Semiconductor) capacitor and manufacturing method thereof
CN102231365B (en) Preparation method of non-volatile charge storage device, non-volatile charge storage device and application of device
CN101838812A (en) Method for cleaning surface of passivated Ge substrate
CN102543751A (en) Preparation method of Ge-based Metal Oxide Semiconductor (MOS) device with sub-nanometer equivalent to oxide thickness
CN103594343A (en) Manufacturing method of high-K film and formation method of transistor
CN102509734A (en) Method for preparing Ge-based MOS (metal-oxide semiconductor) capacitor by using ALD (atomic layer deposition)
WO2012145952A1 (en) Method of depositing gate dielectric, method of fabricating mis capacitor, and mis capacitor
TWI508189B (en) Passivation point defects in the high dielectric gate dielectric layer during gate stack formation
CN102005390B (en) A kind of surface passivation method of germanium
US8633119B2 (en) Methods for manufacturing high dielectric constant films
CN101962758B (en) Method for forming Hf-based gate medium film on germanium substrate by atomic layer deposition at low temperature
US8633114B2 (en) Methods for manufacturing high dielectric constant films
CN103646865A (en) Method for preparing ultrathin germanium oxide interface repairing layer on Ge substrate
CN103367409A (en) Preparation method for germanium substrate and La-based high-dielectric constant gate dielectric material

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20120620