CN102361466A - Device and method for processing warning signals and enabling signals of limiting amplifier chip - Google Patents
Device and method for processing warning signals and enabling signals of limiting amplifier chip Download PDFInfo
- Publication number
- CN102361466A CN102361466A CN2011102144352A CN201110214435A CN102361466A CN 102361466 A CN102361466 A CN 102361466A CN 2011102144352 A CN2011102144352 A CN 2011102144352A CN 201110214435 A CN201110214435 A CN 201110214435A CN 102361466 A CN102361466 A CN 102361466A
- Authority
- CN
- China
- Prior art keywords
- alarm signal
- signal
- programmable logic
- logic device
- limiting amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title abstract description 19
- 230000003287 optical effect Effects 0.000 claims abstract description 34
- 239000000872 buffer Substances 0.000 claims description 20
- 238000003672 processing method Methods 0.000 claims description 9
- 238000007493 shaping process Methods 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 abstract description 14
- 238000003466 welding Methods 0.000 abstract description 5
- 239000000463 material Substances 0.000 abstract description 4
- 230000008569 process Effects 0.000 abstract description 4
- 239000002994 raw material Substances 0.000 abstract description 3
- 230000000694 effects Effects 0.000 description 9
- 238000004891 communication Methods 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 239000013307 optical fiber Substances 0.000 description 3
- RVCKCEDKBVEEHL-UHFFFAOYSA-N 2,3,4,5,6-pentachlorobenzyl alcohol Chemical compound OCC1=C(Cl)C(Cl)=C(Cl)C(Cl)=C1Cl RVCKCEDKBVEEHL-UHFFFAOYSA-N 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000035800 maturation Effects 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
- 239000003643 water by type Substances 0.000 description 1
Images
Landscapes
- Amplifiers (AREA)
Abstract
The invention discloses a device and method for processing warning signals and enabling signals of a limiting amplifier chip. The warning signals and the enabling signals according with external application requirements are obtained by adding a programmable logic device unit beside the limiting amplifier chip and using the programmable logic device unit to process the warning signals which are not processed step by step, and then unification and fixation on hardware are realized to ensure that complex and disordered situations of raw material purchase and material management of optical model manufacturers are reduced, the management cost is greatly saved; and meanwhile, the flow of manually welding a chip external circuit is eliminated, the production cost is saved, the product quality problems caused by unskilled new employees are solved, and the product quality is improved.
Description
Technical field
The present invention relates to optical communication field, relate in particular to a kind of the alarm of limiting amplifier chip used in the optical module and the apparatus and method that enable signal is handled.
Background technology
The used transmission line in traditional communication field all is a copper core cable, and efficiency of transmission is low, and anti-electromagnetic interference capability is poor.Because optical fiber has the efficiency of transmission height; Characteristics such as anti-electromagnetic interference capability is strong, therefore, along with raising to the communications rate requirement; And the lifting of modern manufacturing process descends the optical fiber manufacturing cost, and the increasing optical fiber that utilizes in modern communications field carries out transmission of Information.Optical communication network is connected to the Access Network of user terminal, can be divided into AON (Active Optical Network, active optical network) and PON (Passive Optical Network, EPON) according to whether having inserted active device.Because PON has easy maintenance, be convenient to the characteristics installing and expand, obtained using widely, and become the standard criterion of International Telecommunications Union.
A PON is usually by an OLT (Optical Line Terminal, optical line terminal) who is positioned at the central office, and several are positioned at the ONU (Optical Network Unit, optical network unit) of user side and are positioned at optical distribution network formation between the two.Optical module is the circuit module that is used to receive and dispatch light signal among OLT or the ONU.The receiving terminal of optical module converts light signal into current signal through photodiode; Convert current signal to voltage signal through trans-impedance amplifier (also being pre-amplifier) then, the back is carried out shaping through limiting amplifier (also being post-amplifier) to the voltage signal of exporting again.
Because the amplitude of voltage signal is big or small proportional with input optical power, thus need be in signal amplitude or critical point of photoelectric current intensity small offence, and optical module can be alarmed to system.After the alarm, some system applies modules requires to turn-off the output of receiving terminal, and other system applies modules then require only to accept alarm and the output that has nothing to do with the receiving terminal that breaks.Because limiting amplifier is positioned in the optical module signal line must be through part, thus this alarm and turn-off function be by inside integrated the limiting amplifier chip realization of limiting amplifier.As shown in Figure 1; It is the electrical block diagram of a typical limiting amplifier chip; The limiting amplifier chip internal is except being integrated with limiting amplifier; The also integrated warning circuit that is used for detectable voltage signals and alarms, and the enable circuits that is used to turn-off the output of limiting amplifier chip data.The limiting amplifier chip can be confirmed the processing of whether alarming and turn-offing according to the size of signal amplitude.The warning information of different limiting amplifier chips turn-offs being provided with of opening can be variant.
The chip that has, like the MAX3747 of Maxim company, output be the LOS signal (Loss Of Signal, loss of signal alarm normally are low level output, when signal amplitude low after the preset value, the high level alarm, opposite with the SD signal phase); The enable pin of this chip is that low level is effective, and high level turn-offs.
Some chip in addition, like the SY88943V of Mircel company, output be the SD signal (Signal Detect, signal decision alarm normally are high level output, when signal amplitude low after the preset value, low level is alarmed, and is opposite with the LOS signal phase); The enable pin of this chip is that high level is effective, and low level is turn-offed.
Often run under same applied environment the situation that requires the identical limiting amplifier chip replacement of encapsulation to use in the reality.At this time because the difference of above-mentioned two types chip operation mode just can produce the problem that the chip exterior circuit is significantly changed.As shown in Figure 2, be the external circuit of typical limiting amplifier chip in the prior art.If require the alarm of LOS signal, alarm is not turn-offed, and when using MAX3747, its alarm signal pin (LOS/SD) directly outputs to system, its enable pin (Disable/Enable) ground connection; When using SY88943V, its alarm signal pin need output to system again through inverter, and its enable pin connects power end (VCC); Therefore under such application requirements, replace above-mentioned two kinds of chips and just relate to changes such as chip exterior circuit such as resistance wire jumper.If require the alarm back to turn-off the data output of limiting amplifier chip, just can relate to the change of more chip exterior circuit again.
Optical module manufacturer is in order to adapt to different application requirements; It is the requirement of whether turn-offing after alarm signal and the alarm of varying level; Simultaneously in order to make different limiting amplifier chips can replace use; Often need to safeguard the raw material inventory of the PCBA (Printed Circuit Board+Assembly, printed circuit board (PCB) and last assembling) of a plurality of different model products.This just requires to strengthen the check in kind to PCBA on the one hand, prevents batch mixing, thereby causes the increase of management cost; Different on the other hand application requirements is installed with different chips, requires the Manufacturing Worker manually to weld, and existing new employee causes the possibility of product quality problem because of technical ability is unskilled, can cause the increase of production cost again.
Therefore; It is constant that optical module manufacturer presses for a kind of chip exterior circuit; And the hardware that can tackle different alarm signal of limiting amplifier chip and enable signal realizes and method flow, thereby reduces the confusion and the cost of handling of goods and materials, simplifies production procedure; Prevent the new employee because the unskilled product quality problem that causes of technical ability reduces production cost simultaneously.
The developing into of programmable logic device addresses the above problem that provide maybe.Programmable logic device has been broken away from the inner logical device of traditional logic device chip and has been fixed, and just will different pins be carried out the fence of external physical welding if will realize the Different Logic combination.Present programmable logic device; Under the situation that externally circuit is constant; Through write the configuration file of having described the logical device annexation to programmable logic device; Then programmable logic device generates the described logical circuit of this configuration file automatically, thereby realizes the different logical function.In brief, the programmable logic device identical to external circuit carries out different programming, just can realize the different logical circuit function.Simultaneously, the response speed of general digital logic device is a nanosecond, satisfies the sequential requirement of optical module fully.
Summary of the invention
To the problems referred to above; First purpose of the present invention provides a kind of programmable logic device that utilizes and is implemented under the constant situation of external circuit, can tackle the different alarm signals of limiting amplifier chip in the optical module and the hardware handles device that enable signal requires.
To the problems referred to above, second purpose of the present invention provides a kind of programming device means of utilizing and is implemented under the constant situation of external circuit, can tackle the different alarm signals of limiting amplifier chip in the optical module and the processing method that enable signal requires.
First purpose of the present invention is accomplished through following technical scheme:
The processing unit of a kind of limiting amplifier chip alarm signal and enable signal comprises being used for the optical module voltage signal is carried out shaping and outputting alarm signal and the limiting amplifier chip of accepting enable signal that its key is:
Also comprise the programmable logic device unit; Wherein, This programmable logic device unit input links to each other with the alarm signal pin of limiting amplifier chip; Programmable logic device cell enable signal end links to each other with the enable pin of limiting amplifier chip, and programmable logic device unit output is connected to system;
After this programmable logic device unit is used to receive untreated alarm signal, handle, the alarm signal after handling is outputed to system, also enable signal is outputed to the limiting amplifier chip with the logical circuit that the programmable logic device unit is inner.
According to one embodiment of present invention; Said logical circuit comprises and door and XOR gate that programmable logic device unit input connects and Men Yiduan input and XOR gate one end input respectively simultaneously; Be set to 0 with door other end input; XOR gate other end input is set to 1 or 0, is connected to programmable logic device cell enable signal end with gate output terminal, and the XOR gate output is connected to programmable logic device unit output.Such logical circuit is applicable to that when using alarm signal as the limiting amplifier chip of LOS signal, it is LOS or SD signal that applications requires alarm signal, the situation of not turn-offing after the alarm.
According to still another embodiment of the invention; Said logical circuit comprises or door and XOR gate, and programmable logic device unit input connects respectively or Men Yiduan input and XOR gate one end input simultaneously; Or door other end input is set to 1; XOR gate other end input is set to 1 or 0, or gate output terminal is connected to programmable logic device cell enable signal end, and the XOR gate output is connected to programmable logic device unit output.Such logical circuit is applicable to that when using alarm signal as the limiting amplifier chip of SD signal, it is LOS or SD signal that applications requires alarm signal, the situation of not turn-offing after the alarm.
According to another embodiment of the invention; Said logical circuit; Comprise buffer and XOR gate, programmable logic device unit input connects buffer input and XOR gate one end input simultaneously respectively, and XOR gate other end input is set to 1 or 0; Buffer output end is connected to programmable logic device cell enable signal end, and the XOR gate output is connected to programmable logic device unit output.Such logical circuit is applicable to that it is LOS or SD signal that applications requires alarm signal, the situation that turn-off the alarm back.
According to still a further embodiment, said programmable logic device unit is that the microprocessor chip of Aduc7020 or Aduc7023 provides by model.This model chip internal is integrated MCU and programmable logic array can satisfy the requirement of requirement programmable logic device of the present invention, can other use in using at optical module again, and reusing degree is high, and industrial cost is low.
According to another embodiment of the present invention, said limiting amplifier chip model is MAX3747 or SY88943V.This two model Chip Packaging is identical, is easier to realize the replacement use, and technology maturation, can guarantee the stable and quality of device.
Second purpose of the present invention accomplished through following technical scheme:
The processing method of a kind of limiting amplifier chip alarm signal and enable signal, its key is, may further comprise the steps:
S1:, its logical circuit is set to the programming of programmable logic device unit;
S2: the untreated alarm signal of limiting amplifier chip is sent to the programmable logic device unit;
S3: the programmable logic device unit is handled untreated alarm signal;
S4: the alarm signal after the programmable logic device unit will be handled sends to system;
S5: the programmable logic device unit sends to the limiting amplifier chip with enable signal.
According to one embodiment of present invention, the said processing of step S3 comprises the steps: untreated alarm signal is carried out logical operation, the alarm signal after obtaining handling; Untreated alarm signal is carried out logical operation, obtain enable signal.The untreated alarm signal of one tunnel input is split into two-way output, can tackles applications respectively the requirement of the requirement of alarm signal and limiting amplifier chip to enable signal.
According to still another embodiment of the invention, said logical operation comprises the steps: untreated alarm signal and 1 or 0 is carried out XOR the alarm signal after obtaining handling; Untreated alarm signal and 0 is carried out and computing, obtain enable signal.Such method is applicable to that when using alarm signal as the limiting amplifier chip of LOS signal, it is LOS or SD signal that applications requires alarm signal, the situation of not turn-offing after the alarm.
According to another embodiment of the invention, said logical operation comprises the steps: untreated alarm signal and 1 or 0 is carried out XOR the alarm signal after obtaining handling; Untreated alarm signal and 1 is carried out exclusive disjunction, obtain enable signal.Such method is applicable to that when using alarm signal as the limiting amplifier chip of SD signal, it is LOS or SD signal that applications requires alarm signal, the situation of not turn-offing after the alarm.
According to still a further embodiment, said logical operation comprises the steps: untreated alarm signal and 1 or 0 is carried out XOR the alarm signal after obtaining handling; Untreated alarm signal through buffer buffers, is obtained enable signal.Such method is applicable to that it is LOS or SD signal that applications requires alarm signal, the situation that turn-off the alarm back.
Beneficial effect of the present invention is:
The processing unit of limiting amplifier chip alarm signal of the present invention and enable signal; Through be used to handle the programmable logic device unit of alarm signal and enable signal in the other increase of limiting amplifier chip; Can realize unification on the hardware and fixing; Make optical module manufacturer reduce the complicated trouble waters of the purchasing of raw materials and handling of goods and materials, thereby saved management costs greatly; Through being dealt with different chips, the difference programming of programmable logic device unit uses and the applications requirement simultaneously; Removed the flow process of the manual welding chip external circuit of employee; Saved production cost; Simultaneously also prevent to have improved product quality because of the unskilled generation that causes the situation of product quality problem of new employee's technical ability.
The processing method of limiting amplifier chip alarm signal of the present invention and enable signal; Through utilizing of the processing of programmable logic device unit to untreated alarm signal; Both realized the unification on the hardware; Simplify production procedure and management process again, thereby saved the production cost and the management cost of optical module manufacturer greatly, also improved product quality simultaneously.
Description of drawings
Fig. 1 is a typical limiting amplifier chip circuit structural representation in the optical module.
Fig. 2 is the external circuit structural representation of typical limiting amplifier chip in the prior art.
Fig. 3 is the processing unit structural representation of limiting amplifier chip alarm signal of the present invention and enable signal.
Fig. 4 is the logic circuit structure sketch map of an embodiment of processing unit of limiting amplifier chip alarm signal of the present invention and enable signal.
Fig. 5 is the logic circuit structure sketch map of another embodiment of processing unit of limiting amplifier chip alarm signal of the present invention and enable signal.
Fig. 6 is the logic circuit structure sketch map of another embodiment of processing unit of limiting amplifier chip alarm signal of the present invention and enable signal.
Embodiment
Disclosed all characteristics in this specification, or the step in disclosed all methods or the process except mutually exclusive characteristic and/or the step, all can make up by any way.
This specification comprises disclosed arbitrary characteristic in any accessory claim, summary and the accompanying drawing, only if special narration all can be replaced by other equivalences or the alternative features with similar purpose.That is, only if special narration, each characteristic is an example in a series of equivalences or the similar characteristics.
Below in conjunction with accompanying drawing the present invention is further specified.
As shown in Figure 1, be typical limiting amplifier chip circuit structural representation in the optical module.Optical module is converted into current signal through photodiode with light signal, through trans-impedance amplifier current signal is converted into voltage signal again.Voltage difference between the data input anode DataIn+ of limiting amplifier chip and the data input negative terminal DataIn-is this voltage signal; In like manner, the voltage difference between limiting amplifier chip data output plus terminal DataOut+ and the data output negative terminal DataOut-is through the voltage signal after the shaping.This limiting amplifier chip internal receives the output of enable signal and then control data through enable pin Disable/Enable; Accomplish detection and alarm through signal deteching circuit and comparator, externally export LOS or SD signal through alarm signal pin LOS/SD to voltage signal.
As shown in Figure 2, be the external circuit structural representation of typical limiting amplifier chip in the prior art.Prior art is according to chip type and applications requirement, through whether the welding of inverter or resistance R 4 being controlled the output of LOS or SD signal; Control not turn-offing of the effective limiting amplifier chip of enable pin high level through series resistance R1 and power end VCC; Control not turn-offing of the effective limiting amplifier chip of enable pin low level through series resistance R2 and earth terminal GND, be connected to enable pin Disable/Enable with alarm signal pin LOS/SD through resistance R 3 and control the limiting amplifier chip and after alarm, turn-off.This just can cause applications to require different and the chip type that uses not simultaneously, need weld different chip exterior circuit manually.
For example: it is the SD signal that A manufacturer requires alarm signal, can not turn-off the output of data simultaneously.If select MAX3747, then need enable pin Disable/Enable and resistance R 2 be welded together, guarantee that chip does not turn-off; Alarm signal pin LOS/SD and inverter weld together, and guarantee the LOS signal inversion is exported for the SD signal; Remaining resistance R 1, resistance R 3, resistance R 4 all can not be welded simultaneously.If select SY88943V, then need enable pin Disable/Enable and resistance R 1 be welded together, guarantee that chip does not turn-off; Alarm signal pin LOS/SD and resistance R 4 weld together, and guarantee the output of SD signal; Remaining resistance R 2, resistance R 3, inverter all can not weld simultaneously.
It is the LOS signal that B manufacturer requires alarm signal, and the output of data is turn-offed in the alarm back simultaneously.If select MAX3747, then need enable pin Disable/Enable and resistance R 3 be welded together, guarantee that chip turn-offs after alarm; Alarm signal pin LOS/SD and resistance R 4 weld together, and guarantee the output of LOS signal; Remaining resistance R 1, resistance R 2, inverter all can not weld simultaneously.If select SY88943V, then need enable pin Disable/Enable and resistance R 3 be welded together, guarantee that chip turn-offs after alarm; Alarm signal pin LOS/SD and inverter weld together, and guarantee the SD signal inversion is exported for the LOS signal; Remaining resistance R 1, resistance R 2, resistance R 4 all can not be welded simultaneously.
Such permutation and combination is various, need more people to manage material in the time of mass production, and storehouse also will be carried out various classification, causes the space and the depositary management waste of manpower resource of storehouse; Various type let carry out manual welding the employee also easy error cause product quality to reduce; For client urgent the product needed transformation of the way or the requirement of paster again, can not accomplish fast reaction simultaneously.
As shown in Figure 3, be the processing unit structural representation of limiting amplifier chip alarm signal of the present invention and enable signal.This processing unit carries out shaping and outputting alarm signal and the limiting amplifier chip of accepting enable signal and can form through the programmable logic device unit that forms the different logical circuit of programming the optical module voltage signal by being used for.Wherein, this programmable logic device unit input Input links to each other with the alarm signal pin LOS/SD of limiting amplifier chip, is used to receive untreated alarm signal; Programmable logic device cell enable signal end EN links to each other with the enable pin Disable/Enable of limiting amplifier chip, is used for enable signal is outputed to the limiting amplifier chip, thus the operating state of control limiting amplifier chip; Programmable logic device unit output Output is connected to system, is used for the alarm signal after handling is outputed to system, thereby satisfies the requirement of applications.
According to device shown in Figure 3, the processing method of limiting amplifier chip alarm signal and enable signal may further comprise the steps:
S1:, its logical circuit is set to the programming of programmable logic device unit;
S2: the untreated alarm signal of limiting amplifier chip is sent to the programmable logic device unit;
S3: the programmable logic device unit is handled untreated alarm signal;
S4: the alarm signal after the programmable logic device unit will be handled sends to system;
S5: the programmable logic device unit sends to the limiting amplifier chip with enable signal.
Owing to implemented above-mentioned processing unit and method, can under the situation that does not relate to the hardware change, satisfy the demand of each side.Simplify production procedure greatly, reduced production and management cost, guaranteed product quality.
According to one embodiment of present invention, the said processing of step S3 comprises the steps: untreated alarm signal is carried out logical operation, the alarm signal after obtaining handling; Untreated alarm signal is carried out logical operation, obtain enable signal.The untreated alarm signal of one tunnel input is split into two-way output, can tackles applications respectively the requirement of the requirement of alarm signal and limiting amplifier chip to enable signal.
As shown in Figure 4, be the logic circuit structure sketch map of the embodiment of processing unit of limiting amplifier chip alarm signal of the present invention and enable signal.
According to one embodiment of present invention; Said logical circuit comprises and door and XOR gate that programmable logic device unit input (Input) connects and Men Yiduan input and XOR gate one end input respectively simultaneously; Be set to 0 with door other end input; XOR gate other end input is set to 1 or 0, is connected to programmable logic device cell enable signal end (EN) with gate output terminal, and the XOR gate output is connected to programmable logic device unit output (Output); Untreated alarm signal and 1 or 0 is carried out XOR, the alarm signal after obtaining handling; Untreated alarm signal and 0 is carried out and computing, obtain enable signal.
Such logical circuit is applicable to that when using alarm signal as the limiting amplifier chip of LOS signal, it is LOS or SD signal that applications requires alarm signal, the situation of not turn-offing after the alarm.For instance, when the limiting amplifier chip that uses during as MAX3747, because MAX3747 is output as the LOS signal; Promptly just often being low level, is high level when unusual, so; When if applications requires alarm signal to be the LOS signal; The LOS signal and 0 that then MAX3747 is transmitted carries out XOR, obtain just often be 0 when unusual be 1 LOS signal as the alarm signal after handling, directly the LOS signal of MAX3747 is cushioned with buffer certainly and also has effects equivalent; When if applications requires alarm signal to be the SD signal; The LOS signal and 1 that then MAX3747 is transmitted carries out XOR; Obtain just often be 1 when unusual be 0 SD signal as the alarm signal after handling, directly the LOS signal of MAX3747 is carried out anti-phase with inverter certainly and also has effects equivalent.Simultaneously; If need not turn-off after its alarm, then need enable signal end EN output low level always, so with 0 and the LOS signal that transmits of MAX3747 carry out and computing; Then obtain perseverance and be 0 logic operation result; Be the output of 0 logic operation result with this perseverance, MAX3747 is worked always, directly 0 usefulness buffer is cushioned certainly and then output to MAX3747 and also have effects equivalent as enable signal as enable signal end EN.
As shown in Figure 5, be the logic circuit structure sketch map of another embodiment of processing unit of limiting amplifier chip alarm signal of the present invention and enable signal.
Another embodiment according to the present invention; Said logical circuit comprises or door and XOR gate, and programmable logic device unit input (Input) connects respectively or Men Yiduan input and XOR gate one end input simultaneously; Or door other end input is set to 1; XOR gate other end input is set to 1 or 0, or gate output terminal is connected to programmable logic device cell enable signal end (EN), and the XOR gate output is connected to programmable logic device unit output (Output); Untreated alarm signal and 1 or 0 is carried out XOR, the alarm signal after obtaining handling; Untreated alarm signal and 1 is carried out exclusive disjunction, obtain enable signal.
Such logical circuit is applicable to that when using alarm signal as the limiting amplifier chip of SD signal, it is LOS or SD signal that applications requires alarm signal, the situation of not turn-offing after the alarm.For instance, when the limiting amplifier chip that uses during as SY88943V, because SY88943V is output as the SD signal; Promptly just often being high level, is low level when unusual, so; When if applications requires alarm signal to be the LOS signal; The SD signal and 1 that then SY88943V is transmitted carries out XOR, obtain just often be 1 when unusual be 0 LOS signal as the alarm signal after handling, directly the SD signal of SY88943V is carried out anti-phase with inverter certainly and also has effects equivalent; When if applications requires alarm signal to be the SD signal; The SD signal and 0 that then SY88943V is transmitted carries out XOR; Obtain just often be 1 when unusual be 0 SD signal as the alarm signal after handling, directly the SD signal of SY88943V is cushioned with buffer certainly and also has effects equivalent.Simultaneously; If need not turn-off after its alarm, then need enable signal end EN to export high level always, so with 1 and the SD signal that transmits of SY88943V carry out exclusive disjunction; Then obtain perseverance and be 1 logic operation result; Be the output of 1 logic operation result with this perseverance, SY88943V is worked always, directly 1 usefulness buffer is cushioned certainly and then output to SY88943V and also have effects equivalent as enable signal as enable signal end EN.
As shown in Figure 6, be the logic circuit structure sketch map of another embodiment of processing unit of limiting amplifier chip alarm signal of the present invention and enable signal.
According to another embodiment of the invention; Said logical circuit; Comprise buffer and XOR gate, programmable logic device unit input (Input) connects buffer input and XOR gate one end input simultaneously respectively, and XOR gate other end input is set to 1 or 0; Buffer output end is connected to programmable logic device cell enable signal end (EN), and the XOR gate output is connected to programmable logic device unit output (Output); Untreated alarm signal and 1 or 0 is carried out XOR, the alarm signal after obtaining handling; Untreated alarm signal through buffer buffers, is obtained enable signal.
Such logical circuit is applicable to that it is LOS or SD signal that applications requires alarm signal, the situation that turn-off the alarm back.By way of example, if use MAX3747, then the processing of alarm signal is identical with processing unit and method among the embodiment shown in Figure 4; If use SY88943V, then the processing of alarm signal is identical with processing unit and method among the embodiment shown in Figure 5.Simultaneously, because will after alarm, turn-off the limiting amplifier chip, LOS that then limiting amplifier chip place is transmitted or SD signal cushion then as enable signal output with buffer, thereby satisfy the requirement that turn-off the alarm back.
According to still a further embodiment, said programmable logic device unit is that the microprocessor chip of Aduc7020 or Aduc7023 provides by the model of ADI company.This model chip internal is integrated MCU and programmable logic array can satisfy the requirement of requirement programmable logic device of the present invention, can other use in using at optical module again, and reusing degree is high, and industrial cost is low.What other had effects equivalent is the CY8C3446LTI microprocessor chip of U.S. Cypress company.Certainly select independently that the programmable logic device chip also has effects equivalent for use, such as the LCMX02-256ZC-1UMG64I of Lattice company or the EPM240Z of altera corp.
According to another embodiment of the present invention, said limiting amplifier chip model is the MAX3747 of Maxim company or the SY88943V of Micrel company.From production capacity or commercial consideration; Only a tame limiting amplifier chip supplier is not enough often to optical module manufacturer; And this two model Chip Packaging is identical, is easier to realize the replacement use, and technology maturation; Can guarantee the stable and quality of device, just in time can satisfy the demand of optical module manufacturer.Certainly use other models can mutual alternative the limiting amplifier chip also have effects equivalent.
Description to replacement scheme in this specification is to being equal to the description of technical characterictic, must not being regarded as the donation to the public.
Claims (11)
1. the processing unit of limiting amplifier chip alarm signal and enable signal comprises being used for the optical module voltage signal is carried out shaping and outputting alarm signal and the limiting amplifier chip of accepting enable signal, it is characterized in that:
Also comprise the programmable logic device unit; Wherein, This programmable logic device unit input (Input) links to each other with the alarm signal pin (LOS/SD) of limiting amplifier chip; Programmable logic device cell enable signal end (EN) links to each other with the enable pin (Disable/Enable) of limiting amplifier chip, and programmable logic device unit output (Output) is connected to system;
After this programmable logic device unit is used to receive untreated alarm signal, handle, the alarm signal after handling is outputed to system, also enable signal is outputed to the limiting amplifier chip with the logical circuit that the programmable logic device unit is inner.
2. according to the processing unit of claim 1 said limiting amplifier chip alarm signal and enable signal, it is characterized in that:
Said logical circuit; Comprise and door and XOR gate; Programmable logic device unit input (Input) connects and Men Yiduan input and XOR gate one end input respectively simultaneously, is set to 0 with door other end input, and XOR gate other end input is set to 1 or 0; Be connected to programmable logic device cell enable signal end (EN) with gate output terminal, the XOR gate output is connected to programmable logic device unit output (Output).
3. according to the processing unit of claim 1 said limiting amplifier chip alarm signal and enable signal, it is characterized in that:
Said logical circuit; Comprise or door and XOR gate; Programmable logic device unit input (Input) connects respectively or Men Yiduan input and XOR gate one end input simultaneously, or an other end input is set to 1, and XOR gate other end input is set to 1 or 0; Or gate output terminal is connected to programmable logic device cell enable signal end (EN), and the XOR gate output is connected to programmable logic device unit output (Output).
4. according to the processing unit of claim 1 said limiting amplifier chip alarm signal and enable signal, it is characterized in that:
Said logical circuit; Comprise buffer and XOR gate; Programmable logic device unit input (Input) connects buffer input and XOR gate one end input simultaneously respectively; XOR gate other end input is set to 1 or 0, and buffer output end is connected to programmable logic device cell enable signal end (EN), and the XOR gate output is connected to programmable logic device unit output (Output).
5. according to the processing unit of any said limiting amplifier chip alarm signal of claim 1 to 4 and enable signal, it is characterized in that:
Said programmable logic device unit is that the microprocessor chip of Aduc7020 or Aduc7023 provides by model.
6. according to the processing unit of any said limiting amplifier chip alarm signal of claim 1 to 4 and enable signal, it is characterized in that:
Said limiting amplifier chip model is MAX3747 or SY88943V.
7. the processing method of limiting amplifier chip alarm signal and enable signal is characterized in that, may further comprise the steps:
S1:, its logical circuit is set to the programming of programmable logic device unit;
S2: the untreated alarm signal of limiting amplifier chip is sent to the programmable logic device unit;
S3: the programmable logic device unit is handled untreated alarm signal;
S4: the alarm signal after the programmable logic device unit will be handled sends to system;
S5: the programmable logic device unit sends to the limiting amplifier chip with enable signal.
8. according to the processing method of claim 7 said limiting amplifier chip alarm signal and enable signal, it is characterized in that:
The said processing of step S3 comprises the steps:
Untreated alarm signal is carried out logical operation, the alarm signal after obtaining handling;
Untreated alarm signal is carried out logical operation, obtain enable signal.
9. the processing method of said according to Claim 8 limiting amplifier chip alarm signal and enable signal is characterized in that:
Said logical operation comprises the steps:
Untreated alarm signal and 1 or 0 is carried out XOR, the alarm signal after obtaining handling;
Untreated alarm signal and 0 is carried out and computing, obtain enable signal.
10. the processing method of said according to Claim 8 limiting amplifier chip alarm signal and enable signal is characterized in that:
Said logical operation comprises the steps:
Untreated alarm signal and 1 or 0 is carried out XOR, the alarm signal after obtaining handling;
Untreated alarm signal and 1 is carried out exclusive disjunction, obtain enable signal.
11. the processing method of said according to Claim 8 limiting amplifier chip alarm signal and enable signal is characterized in that:
Said logical operation comprises the steps:
Untreated alarm signal and 1 or 0 is carried out XOR, the alarm signal after obtaining handling;
Untreated alarm signal through buffer buffers, is obtained enable signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011102144352A CN102361466A (en) | 2011-07-29 | 2011-07-29 | Device and method for processing warning signals and enabling signals of limiting amplifier chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011102144352A CN102361466A (en) | 2011-07-29 | 2011-07-29 | Device and method for processing warning signals and enabling signals of limiting amplifier chip |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102361466A true CN102361466A (en) | 2012-02-22 |
Family
ID=45586721
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011102144352A Pending CN102361466A (en) | 2011-07-29 | 2011-07-29 | Device and method for processing warning signals and enabling signals of limiting amplifier chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102361466A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105763250A (en) * | 2016-02-23 | 2016-07-13 | 烽火通信科技股份有限公司 | Method and system for preventing transfer of error overhead bytes |
| CN106953696A (en) * | 2017-05-22 | 2017-07-14 | 福建亿芯源半导体股份有限公司 | Compatible 8472 agreements, the OLT transceiver chips of digital programmable |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2540711Y (en) * | 2002-05-13 | 2003-03-19 | 飞博创（成都）科技有限公司 | Single-fiber bidirectional optical transmit-receive module |
| CN1716827A (en) * | 2004-06-28 | 2006-01-04 | Jds尤尼弗思公司 | Flexible Control and Status Structure for Optical Modules |
| CN201210677Y (en) * | 2008-06-11 | 2009-03-18 | 东莞市一普实业有限公司 | Transmit-receive integrated optical module and plastic optical fiber system |
| CN202150858U (en) * | 2011-07-29 | 2012-02-22 | 深圳大学 | Alarm function detection device for radio frequency power amplifier |
-
2011
- 2011-07-29 CN CN2011102144352A patent/CN102361466A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2540711Y (en) * | 2002-05-13 | 2003-03-19 | 飞博创（成都）科技有限公司 | Single-fiber bidirectional optical transmit-receive module |
| CN1716827A (en) * | 2004-06-28 | 2006-01-04 | Jds尤尼弗思公司 | Flexible Control and Status Structure for Optical Modules |
| CN201210677Y (en) * | 2008-06-11 | 2009-03-18 | 东莞市一普实业有限公司 | Transmit-receive integrated optical module and plastic optical fiber system |
| CN202150858U (en) * | 2011-07-29 | 2012-02-22 | 深圳大学 | Alarm function detection device for radio frequency power amplifier |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105763250A (en) * | 2016-02-23 | 2016-07-13 | 烽火通信科技股份有限公司 | Method and system for preventing transfer of error overhead bytes |
| CN105763250B (en) * | 2016-02-23 | 2018-01-02 | 烽火通信科技股份有限公司 | A kind of method and system for preventing wrong overhead byte transmission |
| CN106953696A (en) * | 2017-05-22 | 2017-07-14 | 福建亿芯源半导体股份有限公司 | Compatible 8472 agreements, the OLT transceiver chips of digital programmable |
| CN106953696B (en) * | 2017-05-22 | 2023-03-14 | 厦门亿芯源半导体科技有限公司 | OLT (optical line terminal) transceiver integrated chip compatible with 8472 protocol and capable of being digitally programmed |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101661140B (en) | Signal transmission system using a dual-purpose pin | |
| US9172469B2 (en) | Backdoor diagnostic communication to transceiver module | |
| CN104753597B (en) | A kind of passive fiber buss cut-in methods of light splitting RS 485 and system | |
| CN105703824A (en) | High-speed optical module receiving and testing device and method | |
| CN202189170U (en) | Low-cost plug-in optical module | |
| CN102882604A (en) | Miniaturized multi-path two-way signal optical fiber transmission component | |
| CN101159490A (en) | SFP self-loop light device | |
| CN102361466A (en) | Device and method for processing warning signals and enabling signals of limiting amplifier chip | |
| US20160080843A1 (en) | Optical engines and optical cable assemblies having electrical signal conditioning | |
| CN203351025U (en) | Plastic optical fiber intelligent electric power meter reading system | |
| CN106483414A (en) | A kind of CAN signal photoelectric conversion device and CAN signal Phototube Coupling system | |
| CN101800647A (en) | Photoelectric isolating relay based on RS-485 bus | |
| CN104579474B (en) | A kind of passive light splitting RS-485 fiber buss built-in terminals | |
| CN106034000A (en) | Optical signal transmission system, optical signal transmission method and communication device | |
| CN202918300U (en) | Miniaturized multi-path two-way signal optical fiber transmission component | |
| EP2992628B1 (en) | Circuit arrangement and method for receiving optical signals | |
| CN106160727B (en) | A kind of isolation circuit and isolation circuit control method | |
| CN103236873A (en) | System, equipment and method for converting optical fiber communication to power line communication | |
| CN104753598B (en) | A kind of passive fiber buss communication means of light splitting RS 485 | |
| CN207369037U (en) | A kind of optical cable multichannel fibre core real-time monitoring device and system | |
| CN208433970U (en) | A kind of 25G BIDI 30km SFP+ optical module | |
| CN202353686U (en) | 10-gigabit receiving optical module for video transmission | |
| CN102571205B (en) | The transmission method of free space optical communication FSO signal and system | |
| CN203761405U (en) | Transmitting and receiving integrated optical module and optical communication system | |
| CN202856738U (en) | Multifunctional integrated optical module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20120222 |