[go: up one dir, main page]

CN102096349B - Double-grating automatic alignment system for proximity nano lithography - Google Patents

Double-grating automatic alignment system for proximity nano lithography Download PDF

Info

Publication number
CN102096349B
CN102096349B CN2010106238918A CN201010623891A CN102096349B CN 102096349 B CN102096349 B CN 102096349B CN 2010106238918 A CN2010106238918 A CN 2010106238918A CN 201010623891 A CN201010623891 A CN 201010623891A CN 102096349 B CN102096349 B CN 102096349B
Authority
CN
China
Prior art keywords
mask
silicon chip
grating
image
silicon wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2010106238918A
Other languages
Chinese (zh)
Other versions
CN102096349A (en
Inventor
徐锋
胡松
罗正全
周绍林
陈旺富
李金龙
谢飞
李兰兰
盛壮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Optics and Electronics of CAS
Original Assignee
Institute of Optics and Electronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Optics and Electronics of CAS filed Critical Institute of Optics and Electronics of CAS
Priority to CN2010106238918A priority Critical patent/CN102096349B/en
Publication of CN102096349A publication Critical patent/CN102096349A/en
Application granted granted Critical
Publication of CN102096349B publication Critical patent/CN102096349B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

A double grating automatic alignment system for proximity nanometer lithography comprises a light path part, an image processing and circuit control part; the light path part comprises a laser light source, a lens group, a mask, a silicon chip, a mask grating, a silicon chip grating, a spectroscope, an objective lens and a CCD image detector; the laser forms uniform and collimated parallel light after passing through the lens group, passes through two silicon chips with close periods and overlapped with a certain gap and is subjected to diffraction for multiple times, two beams of diffraction light with the same order from the two gratings are subjected to interference superposition, Moire interference fringes with the period amplified relative to the original grating are formed on the surface of the silicon chip grating, and then the Moire interference fringes are imaged on a CCD image detector through an objective lens. The phase difference of the two groups of Moire interference fringes can be extracted by processing the image, so that the relative displacement between the mask and the silicon wafer is calculated, and then the silicon wafer is controlled by the circuit control part to move, so that the silicon wafer and the mask are completely aligned. The invention can realize real-time alignment, has high precision and can realize the automation of alignment.

Description

一种用于接近式纳米光刻双光栅自动对准系统A dual-grating automatic alignment system for proximity nanolithography

技术领域 technical field

本发明涉及光刻中一种自动对准系统,特别是用于接近式纳米光刻双光栅自动对准系统,属于微纳加工技术领域。The invention relates to an automatic alignment system in photolithography, in particular to a double grating automatic alignment system for proximity nano-lithography, and belongs to the technical field of micro-nano processing.

背景技术 Background technique

随着高集成度电路与相关器件的研发,集成电路IC的特征尺寸愈来愈小,以光刻为代表的高分辨力微纳加工技术得到了长足的发展。接近接触式纳米加工手段以其操作简单、成本低廉等特征,成为下一代主流技术之一,如纳米压印、波带片阵列成像光刻以及X射线光刻。随着光刻分辨力的提高,掩模硅片对准成为影响器件特征尺寸精度的主要因素之一。With the research and development of highly integrated circuits and related devices, the feature size of integrated circuits (IC) is getting smaller and smaller, and the high-resolution micro-nano processing technology represented by photolithography has been greatly developed. Near-contact nanofabrication has become one of the next-generation mainstream technologies due to its simple operation and low cost, such as nanoimprinting, zone plate array imaging lithography, and X-ray lithography. With the improvement of photolithography resolution, mask silicon wafer alignment becomes one of the main factors affecting the accuracy of device feature size.

现行的对准方法大体上可为基于几何图案标记、波带片及光栅标记等几种。其中,基于几何图案标记的对准方法是直接将掩模和硅片上的几何图案成像到探测器上,再经过图像处理提取两个几何图案的轮廓或中心,计算二者相对坐标以实现对准。其操作与对准标记制作简单易行,但精度相对较低,多用于早期低分辨力光刻中的人工对准。基于线性波带片和基于衍射光栅标记的对准方法均以光强信号大小反映掩模硅片的相对位移,能达到较高的精度,但其无法避免掩模硅片间隙变化、标记对称性、光刻胶涂层、刻蚀工艺等多种因素对光强信号的扰动影响,而且需经过复杂的电路进行处理,成本也偏高,自动化程度较低。The current alignment methods can generally be based on geometric pattern marks, zone plates, and grating marks. Among them, the alignment method based on geometric pattern marking is to directly image the geometric pattern on the mask and the silicon wafer to the detector, and then extract the outline or center of the two geometric patterns through image processing, and calculate the relative coordinates of the two to achieve alignment. allow. Its operation and alignment marks are simple and easy to make, but the accuracy is relatively low, and it is mostly used for manual alignment in early low-resolution lithography. Alignment methods based on linear zone plates and diffraction grating marks both reflect the relative displacement of the mask silicon wafer with the light intensity signal, which can achieve high accuracy, but they cannot avoid the change of the mask silicon wafer gap and the symmetry of the mark , Photoresist coating, etching process and other factors affect the disturbance of the light intensity signal, and it needs to be processed by complex circuits, the cost is also high, and the degree of automation is low.

发明内容 Contents of the invention

本发明需要解决的技术问题是:克服现有技术的不足,提供一种用于接近式纳米光刻双光栅自动对准系统,该系统不易受到硅片工艺的影响,对准精度较高,且操作简单易行,自动化程度高。The technical problem to be solved in the present invention is: to overcome the deficiencies of the prior art, to provide a dual-grating automatic alignment system for proximity nanolithography, the system is not easily affected by the silicon wafer process, the alignment accuracy is high, and The operation is simple and easy, and the degree of automation is high.

本发明技术解决方案:一种用于接近式纳米光刻双光栅自动对准系统,由光路部分、图像处理部分和电路控制部分组成,其中“The technical solution of the present invention: a double-grating automatic alignment system for proximity nanolithography, which consists of an optical path part, an image processing part and a circuit control part, wherein "

所述光路部分包括:激光光源、透镜组、掩模、硅片、位于掩模上的掩模光栅、位于硅片上的硅片光栅、分光镜、物镜、CCD图像探测器和图像处理部分和电路控制部分;激光光源经过透镜组后形成均匀准直的平行光,该平行光经过分光镜后透过硅片上的硅片光栅与掩模上的掩模光栅,这两个光栅的周期接近,并以一定间隙重叠,由此发生多次衍射,来自于两个光栅的某两束同级衍射光发生干涉叠加,在硅片光栅的表面形成周期相对于原光栅被放大的莫尔干涉条纹,再透过分光镜,然后经过物镜被成像于CCD图像探测器上,通过对图像处理部分进行处理提取两组莫尔干涉条纹的相位差,计算出掩模和硅片之间的相对位移,再通过电路控制部分控制硅片移动,使硅片与掩模完全对准;The optical path part includes: a laser light source, a lens group, a mask, a silicon wafer, a mask grating on the mask, a silicon wafer grating on the silicon wafer, a beam splitter, an objective lens, a CCD image detector and an image processing part and Circuit control part; the laser light source forms uniform collimated parallel light after passing through the lens group, and the parallel light passes through the silicon wafer grating on the silicon wafer and the mask grating on the mask after passing through the beam splitter. , and overlap with a certain gap, so that multiple diffractions occur, and a certain two beams of diffracted lights of the same level from two gratings interfere and superimpose, forming Moiré interference fringes whose period is magnified relative to the original grating on the surface of the silicon wafer grating , then pass through the beam splitter, and then pass through the objective lens to be imaged on the CCD image detector. The phase difference between the two groups of Moire interference fringes is extracted by processing the image processing part, and the relative displacement between the mask and the silicon wafer is calculated. Then control the movement of the silicon wafer through the circuit control part, so that the silicon wafer and the mask are completely aligned;

所述图像处理部分包括图像采集、图像滤波、相位提取、相位差计算和偏移量计算五部分组成,其中图像采集是通过CCD采集并转换成数字图像,然后将整个条纹图像上下部分分开,再分别对上下部分图像进行二维傅里叶变换,通过在频域进行带通滤波,即可分别计算出上下部分图像的相位,图像中上下两部分的相位进行求差可得相位差Δφ,通过公式(1)计算出掩模与硅片的偏移量;The image processing part includes five parts: image acquisition, image filtering, phase extraction, phase difference calculation and offset calculation, wherein the image acquisition is collected by a CCD and converted into a digital image, and then the upper and lower parts of the entire fringe image are separated, and then Carry out two-dimensional Fourier transform on the upper and lower parts of the image respectively, and by performing bandpass filtering in the frequency domain, the phases of the upper and lower parts of the image can be calculated respectively, and the phase difference of the upper and lower parts of the image can be obtained by calculating the phase difference Δφ, through Formula (1) calculates the offset between the mask and the silicon wafer;

ΔxΔx == ΔφΔφ PP 11 PP 22 22 ππ || PP 11 ++ PP 22 || -- -- -- (( 11 ))

其中P1与P2为两组相邻掩模光栅(5)和掩模光栅(6)周期,Δφ为图像处理中获得的相位差,Δx为所求的硅片(3)与掩模(4)的偏移量;Wherein P 1 and P 2 are two groups of adjacent mask gratings (5) and mask grating (6) periods, Δφ is the phase difference obtained in image processing, and Δx is the silicon wafer (3) and mask ( 4) offset;

所述电路控制部分包括偏移量对比判断、读取硅片位置、判断移动方向和电机驱动部分;首先获得图像处理部分的偏移量,再对所述偏移量的绝对值与某一设定的阈值进行比较,如果小于阈值则退出,表明掩模硅片已完全对准,如果大于阈值,则表明掩模硅片未对准,先确定硅片与掩模的位置,再确定硅片移动方向,最后通过电机驱动硅片,使得硅片移动偏移量的距离;The circuit control part includes offset comparison judgment, reading silicon chip position, judgment of moving direction and motor drive part; first obtains the offset of the image processing part, and then compares the absolute value of the offset with a certain setting If it is less than the threshold, it will exit, indicating that the mask silicon wafer has been completely aligned. If it is greater than the threshold, it indicates that the mask silicon wafer is not aligned. First determine the position of the silicon wafer and the mask, and then determine the silicon wafer The direction of movement, and finally the silicon wafer is driven by the motor, so that the silicon wafer moves the distance of the offset;

反馈过程即通过光学部分成像,通过CCD采集图像,经图像处理部分得出偏移量,电路控制部分进行判断,之后驱动电机移动硅片,再经过光学成像,采集图像如此循环,直到偏移量小于设定的阈值退出,实现了完全自动化。The feedback process is imaging through the optical part, collecting images through the CCD, obtaining the offset through the image processing part, and making judgments through the circuit control part, and then driving the motor to move the silicon wafer, and then through optical imaging, and collecting images in this cycle until the offset Exit if it is less than the set threshold, and realize full automation.

所述两组相邻掩模光栅(5)和掩模光栅(6)分别由周期为P1与P2、P2与P1的两个光栅上下构成。The two groups of adjacent mask gratings (5) and mask gratings (6) are respectively composed of two gratings whose periods are P 1 and P 2 , and P 2 and P 1 .

所述电路控制部分的阈值设置应为纳米量级,范围为1nm到10nm。The threshold setting of the control part of the circuit should be on the order of nanometers, ranging from 1nm to 10nm.

本发明与现有技术相比的有益效果是:The beneficial effect of the present invention compared with prior art is:

(1)本发明根据空间相位特征直接进行掩模和硅片对准,可以避免影响光强度的光刻胶等硅片工艺因素对对准的影响,具有较好的工艺适应性和抗干扰能力,达到高精度。(1) The present invention directly aligns the mask and the silicon wafer according to the spatial phase characteristics, which can avoid the impact of silicon wafer process factors such as photoresist that affect the light intensity on the alignment, and has better process adaptability and anti-interference ability , to achieve high precision.

(2)本发明通过光学部分、图像处理、电路控制部分形成反馈控制,即通过双光栅空间相位干涉成像原理将掩模硅片的相对位移表现在条纹的相位变化中,通过CCD成像系统获得条纹图,再通过图像处理相位提取方法获得相位进而计算出偏移量,再通过控制算法反馈各对准控制系统,完成整个硅片与掩模的对准。该发明不易受到硅片工艺的影响,对准精度较高,且操作简单易行,自动化程度高。(2) The present invention forms feedback control through the optical part, image processing, and circuit control part, that is, the relative displacement of the mask silicon wafer is expressed in the phase change of the fringe through the principle of double-grating spatial phase interference imaging, and the fringe is obtained through the CCD imaging system Then the phase is obtained by the image processing phase extraction method and then the offset is calculated, and then the alignment control system is fed back through the control algorithm to complete the alignment of the entire silicon wafer and the mask. The invention is not easily affected by the silicon chip technology, has high alignment precision, is easy to operate, and has a high degree of automation.

(3)本发明通过设计的双光栅标记衍射成像,再通过简单的图像处理,即能直接对准,具有成本低,生产效率高等优点。(3) The present invention can be directly aligned through the designed double-grating mark diffraction imaging and simple image processing, and has the advantages of low cost and high production efficiency.

附图说明 Description of drawings

图1为本发明光路结构示意图;Fig. 1 is a schematic diagram of the optical path structure of the present invention;

图2a是掩模光栅标记布局示意图;图2b是硅片光栅标记布局示意图;Figure 2a is a schematic diagram of the layout of grating marks on a mask; Figure 2b is a schematic diagram of the layout of grating marks on a silicon wafer;

图3a是掩模光栅与硅片光栅未对准示意图;图3b是掩模光栅与硅片光栅完全对准示意图;Figure 3a is a schematic diagram of the misalignment of the mask grating and the silicon wafer grating; Figure 3b is a schematic diagram of the complete alignment of the mask grating and the silicon wafer grating;

图4为本发明图像处理部分实现框图;Fig. 4 is the realization block diagram of image processing part of the present invention;

图5为本发明电路控制部分实现框图;Fig. 5 is the realization block diagram of circuit control part of the present invention;

图6为本发明整个系统的反馈流程图。Fig. 6 is a feedback flowchart of the whole system of the present invention.

具体实施方式 Detailed ways

如图1所示,本发明光路部分由激光光源1、透镜组2、掩模3、硅片4、掩模光栅5、硅片光栅6、分光镜7、物镜8、CCD图像探测器9组成。激光光源1经过透镜组2后形成均匀准直的平行光,透过硅片4上的硅片光栅6与掩模3上的掩模光栅5,这两个光栅的周期接近,并以间隙大小为100nm到200μm重叠,由此发生多次衍射,来自于两个光栅的某两束同级衍射光发生干涉叠加,在硅片光栅的表面形成周期相对于原光栅被放大的莫尔干涉条纹,再透过分光镜7,然后经过放大倍率为8×的物镜8被成像于CCD图像探测器9上。当掩模3和硅片4处于对准状态时,两组条纹的相位分布一致,频率相等;当掩模3和硅片4之间存在相对位移时,两组条纹的相位分布发生变化、不再一致。As shown in Figure 1, the optical path of the present invention is composed of a laser light source 1, a lens group 2, a mask 3, a silicon wafer 4, a mask grating 5, a silicon wafer grating 6, a beam splitter 7, an objective lens 8, and a CCD image detector 9 . The laser light source 1 forms uniform collimated parallel light after passing through the lens group 2, and passes through the silicon wafer grating 6 on the silicon wafer 4 and the mask grating 5 on the mask 3. The periods of the two gratings are close, and the gap size It overlaps from 100nm to 200μm, so that multiple diffractions occur, and a certain two beams of diffracted light of the same level from two gratings interfere and superimpose, forming Moiré interference fringes whose period is enlarged relative to the original grating on the surface of the silicon wafer grating. Then pass through the beam splitter 7, and then pass through the objective lens 8 with a magnification of 8× to be imaged on the CCD image detector 9. When the mask 3 and the silicon wafer 4 are in the aligned state, the phase distributions of the two groups of fringes are consistent and the frequencies are equal; when there is a relative displacement between the mask 3 and the silicon wafer 4, the phase distributions of the two groups of fringes change and do not change. Agree again.

如图2a,2b所示,掩模3与硅片4上两组光栅采用如图2所示的布局,掩模光栅5、硅片光栅6分别由周期分别为P1与P2、P2与P1的两个光栅上下构成,其中本发明实施例中P1=10.0μm、P2=11μm。当掩模3经硅片4表面的反射,光栅5的+1级衍射光在右边的标记光栅6面上相遇、即产生两组干涉条纹。图3为根据图2所示标记仿真的两组干涉条纹,当硅片与掩模在存在一定相对位移时,其条纹分布如图3a,这时上下两组条纹空间频率不一致,而且两组条纹很容易被分别;当硅片与掩模的相对位移被消除,两组条纹频率完全相等,如3b,这时,掩模3与硅片4对准完成,并达到理想状态。As shown in Figures 2a and 2b, the two groups of gratings on the mask 3 and the silicon wafer 4 adopt the layout shown in Figure 2, and the mask grating 5 and the silicon wafer grating 6 have periods P 1 and P 2 , P 2 respectively. Two gratings with P 1 are formed up and down, wherein in the embodiment of the present invention, P 1 =10.0 μm and P 2 =11 μm. When the mask 3 is reflected by the surface of the silicon wafer 4, the +1 order diffracted light of the grating 5 meets on the surface of the marking grating 6 on the right, that is, two sets of interference fringes are generated. Figure 3 shows two sets of interference fringes simulated according to the marks shown in Figure 2. When there is a certain relative displacement between the silicon wafer and the mask, the fringe distribution is shown in Figure 3a. It is easy to be distinguished; when the relative displacement between the silicon wafer and the mask is eliminated, the frequencies of the two groups of stripes are completely equal, such as 3b, at this time, the alignment of the mask 3 and the silicon wafer 4 is completed and an ideal state is achieved.

如图4所示,本实施实例的图像处理部分由五部分组成,首先通过CCD图像探测器对图像进行采集并转化为数字图像,在将数字图像中条纹上下部分分开,然后分别对两部分图像进行二维傅里叶变换进入频域,通过带通滤波滤除噪声并提取有效频率部分,分别计算出上下两部分条纹的相位,如此即可求出上下部分的相位差,最后通过公式(1)计算出硅片与掩模的偏移量。As shown in Figure 4, the image processing part of this implementation example is composed of five parts. First, the image is collected by the CCD image detector and converted into a digital image, and the upper and lower parts of the stripes in the digital image are separated, and then the two parts of the image are respectively Carry out two-dimensional Fourier transform to enter the frequency domain, filter out the noise and extract the effective frequency part through band-pass filtering, and calculate the phases of the upper and lower parts of the stripes, so that the phase difference between the upper and lower parts can be obtained, and finally through the formula (1 ) to calculate the offset between the silicon wafer and the mask.

如图5所示,本实施实例的电控部分首先从图像处理部分获得掩模与硅片的偏移量Δx。再判断偏移量的绝对值与某一设定的阈值t进行比较,本实施实例选择阈值为5nm,如果小于阈值则退出,如果大于阈值,则先确定硅片与掩模的位置,再确定硅片移动方向,最后通过电机驱动硅片,使得硅片移动偏移量的距离。As shown in Figure 5, the electronic control part of this embodiment first obtains the offset Δx between the mask and the silicon wafer from the image processing part. Then determine the absolute value of the offset and compare it with a certain set threshold t. In this implementation example, the threshold value is selected to be 5nm. If it is less than the threshold value, it will exit. If it is greater than the threshold value, first determine the position of the silicon wafer and the mask, and then determine The movement direction of the silicon wafer, and finally the silicon wafer is driven by the motor, so that the silicon wafer moves the distance of the offset.

如图6所示,本实施实例的整个反馈流程,光路部分以硅片光栅与掩模光栅代替,两个光栅产生干涉条纹通过CCD获得条纹图像,再通过图像处理部分计算出掩模硅片的偏移量,送入电路控制部分,进行比较,如果未对准,则反馈通过电机驱动硅片移动,如此完成一次对准过程,进入第二轮成像环节,直至偏移量小于设定的阈值,整个过程实现了完全自动化。As shown in Figure 6, in the entire feedback process of this implementation example, the optical path part is replaced by a silicon grating and a mask grating. The two gratings generate interference fringes and obtain a fringe image through the CCD, and then calculate the mask silicon through the image processing part. The offset is sent to the circuit control part for comparison. If it is not aligned, the feedback is driven by the motor to move the silicon wafer. This completes an alignment process and enters the second round of imaging until the offset is less than the set threshold. , the whole process is fully automated.

本发明未详细阐述部分属于本领域公知技术。Parts not described in detail in the present invention belong to the well-known technology in the art.

Claims (3)

1. one kind is used for it is characterized in that being made up of light path part, image processing section and circuit control section near formula nano-photoetching double grating Automatic Alignment System, wherein:
Said light path part comprises: LASER Light Source (1), lens combination (2), mask (3), silicon chip (4), be positioned at mask grating (5) on the mask, be positioned at silicon chip grating (6), spectroscope (7), object lens (8), ccd image detector (9) and image processing section (10) and circuit control section (11) on the silicon chip; Form the directional light of even collimation after LASER Light Source (1) the process lens combination (2), through silicon chip grating (6) on the silicon chip (4) and the mask grating (5) on the mask (3), the cycle of these two gratings is approaching through spectroscope (7) back for this directional light; And it is overlapping with certain interval; Repeatedly diffraction takes place thus, and certain the two bundle diffraction light at the same level that comes from two gratings interferes stack, forms the Moire fringe that the cycle is exaggerated with respect to former grating on the surface of silicon chip grating; See through spectroscope (7) again; Pass through object lens (8) then and image on the ccd image detector (9),, calculate the relative displacement between mask and the silicon chip through image processing section (10) being handled the phase differential that extracts two groups of Moire fringes; Move through circuit control section (11) control silicon chip (4) again, silicon chip (4) is aimed at mask (3) fully;
Said image processing section comprises that IMAQ, image filtering, phase extraction, phase difference calculating and side-play amount calculate five parts and form; Wherein IMAQ is to gather and convert to digital picture through CCD; Then separately with whole stripe pattern top and the bottom; Respectively the top and the bottom image is carried out two-dimensional Fourier transform again,, can calculate the phase place of top and the bottom image respectively through carrying out bandpass filtering at frequency domain; Two-part phase place asks difference can get phase difference φ about in the image, calculates the side-play amount of mask and silicon chip through formula (1);
Δx = Δφ P 1 P 2 2 π | P 1 + P 2 | - - - ( 1 )
P wherein 1With P 2Be two groups of adjacent mask gratings (5) and silicon chip grating (6) cycle, Δ φ is the phase differential that obtains in the Flame Image Process, and Δ x is the silicon chip (3) asked and the side-play amount of mask (4);
Said circuit control section comprises side-play amount contrast judgement, reads the silicon chip position, judges moving direction and motor-driven part; At first obtain the side-play amount of image processing section, absolute value and a certain preset threshold to said side-play amount compares again, if less than threshold value then withdraw from; Show that the mask silicon chip aims at fully,, then show the misalignment of mask silicon chip if greater than threshold value; Confirm the position of silicon chip and mask earlier; Confirm the silicon chip moving direction again, through the motor-driven silicon chip, make silicon chip move the distance of side-play amount at last;
Feedback procedure promptly through the opticator imaging, through the CCD images acquired, draws side-play amount through image processing section; The circuit control section is judged; Drive motor moves silicon chip afterwards, passes through optical imagery again, and images acquired so circulates; Withdraw from less than preset threshold up to side-play amount, realized full automation.
2. according to claim 1 being used for is characterized in that near formula nano-photoetching double grating Automatic Alignment System: said two groups of adjacent mask gratings (5) and silicon chip grating (6) are P by the cycle respectively 1With P 2, P 2With P 1Two gratings constitute up and down.
3. according to claim 1 being used near formula nano-photoetching double grating Automatic Alignment System, it is characterized in that: the threshold value setting of said circuit control section should be nanometer scale, and scope arrives 10nm at 1nm.
CN2010106238918A 2010-12-31 2010-12-31 Double-grating automatic alignment system for proximity nano lithography Expired - Fee Related CN102096349B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010106238918A CN102096349B (en) 2010-12-31 2010-12-31 Double-grating automatic alignment system for proximity nano lithography

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010106238918A CN102096349B (en) 2010-12-31 2010-12-31 Double-grating automatic alignment system for proximity nano lithography

Publications (2)

Publication Number Publication Date
CN102096349A CN102096349A (en) 2011-06-15
CN102096349B true CN102096349B (en) 2012-05-30

Family

ID=44129482

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010106238918A Expired - Fee Related CN102096349B (en) 2010-12-31 2010-12-31 Double-grating automatic alignment system for proximity nano lithography

Country Status (1)

Country Link
CN (1) CN102096349B (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103135371B (en) * 2011-12-02 2015-02-11 上海微电子装备有限公司 Small light spot off-axis aligning system based on beam splitting deflection structure
CN103792794B (en) * 2012-11-02 2016-02-03 上海微电子装备有限公司 A kind of Proximity stepper
CN104133350B (en) * 2013-05-03 2017-02-08 上海微电子装备有限公司 Aligning system and aligning method for photolithographic device
US10420521B2 (en) 2014-08-05 2019-09-24 Koninklijke Philips N.V. Grating device for an X-ray imaging device
CN104536273B (en) * 2015-01-04 2017-02-22 中国科学院光电技术研究所 Two-dimensional grating automatic alignment system for proximity nano lithography
CN105988309B (en) * 2015-02-26 2019-01-18 上海微电子装备(集团)股份有限公司 A kind of alignment device and alignment methods for lithographic equipment
CN104614955B (en) * 2015-03-06 2017-01-11 中国科学院光电技术研究所 Automatic alignment system for composite grating nano-lithography
CN106017308B (en) * 2016-07-22 2019-01-04 清华大学 A kind of six degree of freedom interferometer measuration system and method
CN111427237B (en) * 2019-01-10 2021-07-23 苏州苏大维格科技集团股份有限公司 Large-area nanolithography system and method
CN118169969A (en) * 2022-12-08 2024-06-11 光科芯图(北京)科技有限公司 Method and device for determining light source alignment, electronic equipment and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2352975Y (en) * 1998-09-03 1999-12-08 中国科学院光电技术研究所 Grating diffraction coaxial aligning device for submicron photoetching machine
CN2421670Y (en) * 1999-11-30 2001-02-28 中国科学院光电技术研究所 Optical pre-alignment device of submicron photoetching machine
CN101581889A (en) * 2009-01-15 2009-11-18 上海微电子装备有限公司 Alignment mark, alignment system and alignment method for photomask processor
CN101681121A (en) * 2007-12-14 2010-03-24 株式会社尼康 Exposure apparatus, exposure method, and device manufacturing method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2352975Y (en) * 1998-09-03 1999-12-08 中国科学院光电技术研究所 Grating diffraction coaxial aligning device for submicron photoetching machine
CN2421670Y (en) * 1999-11-30 2001-02-28 中国科学院光电技术研究所 Optical pre-alignment device of submicron photoetching machine
CN101681121A (en) * 2007-12-14 2010-03-24 株式会社尼康 Exposure apparatus, exposure method, and device manufacturing method
CN101581889A (en) * 2009-01-15 2009-11-18 上海微电子装备有限公司 Alignment mark, alignment system and alignment method for photomask processor

Also Published As

Publication number Publication date
CN102096349A (en) 2011-06-15

Similar Documents

Publication Publication Date Title
CN102096349B (en) Double-grating automatic alignment system for proximity nano lithography
TWI635272B (en) Computer program product, method and inspection apparatus for measuring properties of a target structure, and method of manufacturing devices
CN107924140B (en) Method and apparatus for measuring parameters of a lithographic process, substrate and patterning device for use in the method
TWI634393B (en) Method and inspection apparatus for measuring a property of a target structure on a substrate
TWI671603B (en) Method of measuring a structure, inspection apparatus, lithographic system and device manufacturing method
TW201907245A (en) Method for measuring structure, detecting device, lithography system and device manufacturing method
CN106662824A (en) Inspection apparatus, inspection method and device manufacturing method
CN102141738A (en) A Nanoscale Automatic Focusing System for Projection Lithography
JP2019523449A (en) Target measurement method, substrate, measurement apparatus, and lithography apparatus
CN104614955B (en) Automatic alignment system for composite grating nano-lithography
KR20150053770A (en) Device correlated metrology (dcm) for ovl with embedded sem structure overlay targets
TWI706231B (en) Method of measuring a structure, inspection apparatus, lithographic system and device manufacturing method
TWI569108B (en) Inspection methods, substrates having metrology targets, lithographic system and device manufacturing method
CN101876538A (en) Gap measuring method in proximity nano lithography
CN102096348B (en) Digital Moire fringe method for improving quality of Moire fringe images in imprinting alignment process
EP3401733A1 (en) Method of measuring a structure, inspection apparatus, lithographic system and device manufacturing method
KR20190088547A (en) Target measurement method, measuring device, polarizer assembly
CN113966490B (en) Image forming equipment
CN104536273B (en) Two-dimensional grating automatic alignment system for proximity nano lithography
US20240231247A1 (en) Metrology method and apparatus
CN111504210A (en) A kind of measurement substrate for pitch movement and its preparation method and measurement method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120530

Termination date: 20141231

EXPY Termination of patent right or utility model