CN102043684A - Data writing method and system - Google Patents
Data writing method and system Download PDFInfo
- Publication number
- CN102043684A CN102043684A CN2009101512896A CN200910151289A CN102043684A CN 102043684 A CN102043684 A CN 102043684A CN 2009101512896 A CN2009101512896 A CN 2009101512896A CN 200910151289 A CN200910151289 A CN 200910151289A CN 102043684 A CN102043684 A CN 102043684A
- Authority
- CN
- China
- Prior art keywords
- data
- interference
- memory
- relay
- arrangement rule
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015654 memory Effects 0.000 claims abstract description 100
- 238000000034 method Methods 0.000 claims abstract description 41
- 238000006243 chemical reaction Methods 0.000 claims description 27
- 230000008569 process Effects 0.000 claims description 15
- 238000006467 substitution reaction Methods 0.000 claims description 8
- 238000004422 calculation algorithm Methods 0.000 claims description 6
- 238000013507 mapping Methods 0.000 claims 1
- 238000006073 displacement reaction Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000009471 action Effects 0.000 description 2
- 230000008034 disappearance Effects 0.000 description 2
- 241001269238 Data Species 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Landscapes
- Storage Device Security (AREA)
Abstract
The embodiment of the invention provides a data writing method and a data writing system, which are used for writing original data into a memory. The method comprises the steps of firstly converting original data which accord with a first arrangement rule into relay data which accord with a second arrangement rule, wherein the second arrangement rule corresponds to the type of a memory. The relay data is then analyzed to obtain at least one interference region that causes write interference, and the content of each interference region is replaced with a respective corresponding adjustment code. Next, the permuted relay data is encoded, and corresponding encoded information is generated. And after the coded relay data and the coded information are converted into anti-interference data which accord with a first arrangement rule, the anti-interference data are written into the memory.
Description
Technical field
The present invention relates to a kind of related application of memory subassembly, and particularly relate to a kind of internal storage data wiring method and system that avoids writing interference (program disturb).
Background technology
In semiconductor industry, memory subassembly is a product that quite has market and development prospect.In general, memory subassembly must be linked up by external device (ED)s such as specific data read and write interface and main frames.But along with the evolution of technology, the internal capacity of memory subassembly is also increasing, even can arrive number megabyte (Megabyte).Read-write interface but can only be with byte (Byte) or word group (Word) unit as each access in comparison, thereby during with data write memory assembly, just can be subject to the size of read-write interface from the outside when needs.
Under such framework, the data array of memory subassembly inside is also different with the raw data of outside.Two adjacent in raw data bit data then may be positioned at no longer two positions of adjacency after being written into memory subassembly.Therefore single with regard to the state of raw data when memory subassembly is outside, also can't directly infer the data ordering order of memory subassembly inside.
Constantly develop along with memory subassembly and develop into large-scale memory array, data adjacent one another are meet with at memory subassembly when operation such as writing, reading or erasing in the memory subassembly, just very easily disturb each other because of physical factors such as overtensions, and then cause the situation of data entanglement or even disappearance.The solution that reduces above-mentioned annoyance level at present is to do improvement in memory subassembly inside mostly, yet has the processing scheme that correspondence does not appear in data that writes of randomness at content.
Summary of the invention
In view of this, the invention provides a kind of method for writing data that is applicable to all internal memories, before data are written into, just it is carried out conversion process, and then reduce the probability that causes data in EMS memory entanglement or disappearance.
The invention provides a kind of data writing system, can avoid and easily other data to be caused in the data write memory of interference.
The present invention proposes a kind of method for writing data, in order to will accord with the raw data write memory of first order rule.The method at first is converted to relay data according to the second order rule with raw data, and this second order rule is corresponding to the kind of internal memory.Then analyze relay data, obtaining at least one interference region that in relay data, causes writing interference (program disturb), and utilize indivedual corresponding adjustment codes to replace the content of each interference region.Next, coding is through the relay data of displacement, and generation corresponding codes information.After will through the relay data of coding and coded message is converted to the anti-interference data that meet the first order rule in the lump, more anti-interference data be write to internal memory.
In an embodiment of the present invention, wherein raw data is converted to the step of relay data, comprises according to the second order rule rearranging each data in the raw data, and then produce relay data according to the second order rule.
In an embodiment of the present invention, wherein analyze relay data with the step that obtains interference region in, at first provide a plurality of data ordering sample attitudes, wherein each data ordering sample attitude corresponding interference strength value respectively.Then, the interference strength value of the position reflection of above-mentioned data ordering sample attitude for correspondence will appear in relay data.Behind the relay data and an interference strength critical value of comparison, judge that all zones that surpass the interference strength critical value are interference region through reflection.
In an embodiment of the present invention, wherein utilize indivedual corresponding adjustment codes to replace the step of the content of each interference region, comprise with corresponding preset and adjust the content that code replaces each interference region respectively.
In an embodiment of the present invention, wherein utilize indivedual corresponding adjustment codes to replace the step of the content of each interference region, comprise respectively the content of each interference region is carried out reverse process, to produce corresponding substitution value.And utilize corresponding substitution value to replace the content of each interference region respectively.
In an embodiment of the present invention, wherein coded message comprises employed encryption algorithm, and the corresponding relation between each interference region and the adjustment code of being replaced.
In an embodiment of the present invention, wherein the step that will be converted to the anti-interference data that meet the first order rule through the relay data and the coded message of coding comprises relay data and coded message through coding are combined into the integral data that meets the second order rule.Then, rearrange each data in the integral data according to the first order rule, to produce anti-interference data.
In an embodiment of the present invention, wherein raw data comprises error-correcting code (Error Correcting Codes) coded message or error-correcting code decoding information or the like.
In an embodiment of the present invention, wherein raw data belongs to numerical data or simulated data.
In an embodiment of the present invention, wherein internal memory comprise at least following one of them: ROM (read-only memory) (Read Only Memory, ROM), random access memory (Random Access Memory, RAM), programmble read only memory PROM (Erasable Programmable Read Only Memory can erase, EPROM), electronics programmble read only memory PROM (the Electrically-ErasableProgrammable Read Only Memory that can erase, EEPROM), flash memory (Flash memory), and the programmable random access memory (Programmable Random Access Memory, PRAM).
From another viewpoint, the present invention proposes a kind of data writing system, comprises internal memory, read-write interface, and Date Conversion Unit.Wherein, read-write interface meets the raw data of first order rule in order to reception.Date Conversion Unit is coupled between internal memory and the read-write interface, and in order to according to the second order rule raw data is converted to relay data, wherein the second order rule is the kind corresponding to internal memory.Then, Date Conversion Unit is analyzed relay data to obtain at least one interference region that causes writing interference in relay data, and utilize indivedual corresponding adjustment codes to replace the content of each interference region, to encode through the relay data of displacement again, and produce corresponding codes information, and will be converted to the anti-interference data that meet the first order rule through the relay data and the coded message of coding.At last, Date Conversion Unit is with anti-interference data write memory.
In an embodiment of the present invention, wherein Date Conversion Unit is to rearrange each data in the raw data according to the second order rule, and then produces relay data.
In an embodiment of the present invention, wherein Date Conversion Unit is obtained a plurality of data ordering sample attitudes, and wherein each data is arranged a sample attitude corresponding interference strength value respectively.Above-mentioned data ordering sample attitude at first will appear in Date Conversion Unit in relay data position reflection is corresponding interference strength value, then will compare, judge that at last all zones that surpass the interference strength critical value are interference region through the relay data and the interference strength critical value of reflection.
In an embodiment of the present invention, wherein Date Conversion Unit is to adjust the content that code replaces each interference region respectively with corresponding preset.
In an embodiment of the present invention, wherein Date Conversion Unit carries out reverse process to the content of each interference region respectively, producing corresponding substitution value, and utilizes corresponding substitution value to replace the content of each interference region respectively.
In an embodiment of the present invention, wherein coded message comprises employed encryption algorithm, and the corresponding relation of each interference region and the adjustment code of being replaced.
In an embodiment of the present invention, wherein Date Conversion Unit is the integral data that meets the second order rule in conjunction with relay data and coded message through coding, and rearrange each data in the integral data according to the first order rule, to produce anti-interference data.
In an embodiment of the present invention, wherein raw data can comprise error-correcting code coded message or error-correcting code decoding information.
In an embodiment of the present invention, wherein raw data belongs to numerical data or simulated data.
In an embodiment of the present invention, wherein internal memory comprise at least following one of them: ROM (read-only memory), random access memory, the programmble read only memory PROM of can erasing, electronics can erase programmble read only memory PROM, flash memory and programmable random access memory.
Based on above-mentioned, the present invention just changes the spread pattern of data, and therefrom finds out and may cause the zone that writes interference, and then data are carried out mark and conversion before with the data write memory according to the kind of internal memory.Thus, just can get rid of and to cause the possibility of the data write memory of interference easily, thereby have the fiduciary level after data write in guaranteeing.
Also in conjunction with the accompanying drawings the present invention is described in further detail below by specific embodiment.
Description of drawings
Fig. 1 is the process flow diagram according to the illustrated method for writing data of one embodiment of the invention;
Fig. 2 is the synoptic diagram according to illustrated raw data of one embodiment of the invention and relay data;
Fig. 3 is according to the illustrated process flow diagram of obtaining interference region of one embodiment of the invention;
Fig. 4 is the calcspar according to the illustrated data writing system of one embodiment of the invention.
Description of reference numerals:
110~160: each step of the described method for writing data of one embodiment of the invention;
310~340: described each step that obtains interference region of one embodiment of the invention;
400: the data writing system; 410: internal memory;
420: read-write interface; 430: Date Conversion Unit.
Embodiment
Fig. 1 is the process flow diagram according to the illustrated method for writing data of one embodiment of the invention, will accord with the detailed step of the raw data write memory of first order rule in order to explanation.Wherein, raw data can belong to numerical data or simulated data, the form of raw data is not limited at this.And the content of raw data for example also can comprise error-correcting code (Error Correcting Codes) coded message or error-correcting code decoding information or the like except general data.In addition, internal memory can be ROM (read-only memory) (Read Only Memory, ROM), random access memory (Random Access Memory, RAM), programmble read only memory PROM (Erasable Programmable Read Only Memory can erase, EPROM), electronics programmble read only memory PROM (the Electrically-Erasable Programmable Read Only Memory that can erase, EEPROM), flash memory (Flash memory), or programmable random access memory (Programmable Random Access Memory, PRAM) etc., the kind of internal memory is not limited at this.
After obtaining the raw data of wanting write memory, at first shown in step 110, raw data is converted to relay data according to the second order rule.Wherein, the second order rule is the kind corresponding to internal memory.Owing to different arrangement modes is also arranged in different types of internal memory internal data, therefore step 110 is to obtain the second order rule of correspondence according to the kind of internal memory, and rearrange each data in the raw data, and then the raw data that accords with the first order rule originally is converted to the relay data that meets the second order rule according to the second order rule.Furthermore, even if at same raw data, if will write different types of internal memory, so in step 110 converted relay data also inequality.
It below is a kind of example that raw data is converted to relay data according to the second order rule.As shown in Figure 2, be arranged in first bit data 0 of raw data first byte, through being placed in first position in relay data first byte after rearranging.And script is arranged in the bit data 0 of second position of raw data first byte, will be placed in the 5th position, position in relay data first byte after process rearranges.Be arranged in first bit data 1 of raw data second byte, after rearranging, process will be placed in the position, second position in relay data first byte, and be arranged in the bit data 1 of second position of raw data second byte, after rearranging, process will be placed in the 6th position, position in relay data first byte, by that analogy.
As shown in Figure 2, each bit data just can produce a string new relay data through after rearranging in the raw data.Yet what must specify is, the above-mentioned mode that rearranges raw data only is a kind of example of enumerating for explanation, because different types of internal memory has separately internal data arrangement mode, the method that therefore produces relay data is when looking the internal memory kind and different.In addition, the second order rule is meant the reference criterion when rearranging bit data, and the therefore any method that can represent the position corresponding relation all can be used to represent the content of second order rule.
Then get back to the step 120 of Fig. 1, analyze relay data to obtain at least one interference region that in relay data, can cause writing interference (program disturb).Below will come the detailed content of description of step 120 with Fig. 3.At first in step 310, provide a plurality of data ordering sample attitudes, each data ordering sample attitude is a corresponding interference strength value respectively.Wherein, data ordering sample attitude is relevant with the kind of source book.If raw data is to belong to numerical data, data ordering sample attitude then comprises multiple 0 and 1 permutation and combination so.For instance, four 1 (i.e. " 1111 ") such data ordering sample attitudes occur continuously and for example have the highest interference strength value (for example 10), three 1 (i.e. " 111 ") such data ordering sample attitudes occur continuously and then for example have medium interference strength value (for example 5), occur one 1 (i.e. " 1 ") such data ordering sample attitude separately and for example have minimum interference strength value (for example 1).And the kind of data ordering sample attitude and the pairing interference strength value of each data ordering sample attitude then can be to add up the result who is produced to before writing data in a large number, are not limited at this.
Then in step 320, will occur the position of above-mentioned data ordering sample attitude in the relay data, indivedual reflections are corresponding interference strength value.That is all accord with the position of data ordering sample attitude in relay data, all will be the pairing interference strength value of this data ordering sample attitude by reflection.And if raw data is to belong to numerical data, after process step 320, relay data will be converted to the pattern of simulated data by the pattern of numerical data so.Next shown in step 330, will compare through the relay data and the interference strength critical value of reflection.In step 340, judge that all zones that surpass the interference strength critical value are interference region at last.Just can obtain interference region in the relay data by each step shown in Figure 3.
In the present embodiment, be judged as interference region and represent that just data combination in this zone is peak mistake data (Peak Failure Data), after being written into internal memory, the proximity data in the internal memory caused easily and hinder and damage.Therefore in order to reduce its breakdown strength, after obtaining all interference regions, then shown in step 130, utilize indivedual corresponding adjustment codes to replace the content of each interference region.When replacing, available corresponding preset adjust the content that code replaces each interference region (for example when the content of interference region be four continuous 1 the time, then utilize a kind of default adjustment code to replace, and when the content of interference region be three continuous 1 the time, then utilize the another kind of default code of adjusting to replace).In another embodiment, then be respectively the content of each interference region to be carried out reverse process, and then produce corresponding substitution value, then utilize corresponding substitution value to replace the content of each interference region respectively again.Above-mentioned several substitute mode only is an enforcement example of the present invention, not in order to limit the scope of the invention.
After causing the content of the interference region that writes interference easily with the replacement of adjustment code, shown in step 140, coding is through the relay data (comprising interference region and non-interference region) of displacement, and generation corresponding codes information.Wherein, coded message comprises employed encryption algorithm, and the corresponding relation of each interference region and the adjustment code of being replaced.Present embodiment not to when coding employed encryption algorithm limited.
Next in step 150, will be converted to the anti-interference data that meet the first order rule in the lump through the relay data of coding and the coded message that is produced.In detail, step 150 at first will be combined into the integral data that meets the second order rule through the relay data and the coded message of coding.Then rearrange each data in the integral data according to the first order rule again, and then produce anti-interference data.In step 160, anti-interference data are write to internal memory at last.So far finish the flow process of method for writing data.
In the above-described embodiments, as long as know data actual arrangement mode in internal memory, just can rearrange data and may cause the zone that writes interference, and substitute the content of interference region with specific code before with the data write memory to find out.In view of the above, reduce the possibility that behind the data write memory proximity data is damaged.
Fig. 4 is the calcspar according to the illustrated data writing system of one embodiment of the invention.See also Fig. 4, data writing system 400 comprises internal memory 410, read-write interface 420, and Date Conversion Unit 430.Wherein, internal memory 410 can be ROM (read-only memory), random access memory, the programmble read only memory PROM of can erasing, electronics can be erased programmble read only memory PROM, flash memory, or the programmable random access memory etc., do not limited at this.And data writing system 400 is to link up by read-write interface 420 and main frame (for example computer system or server etc.).
Data-switching action by Date Conversion Unit 430 just can reduce the probability that proximity data breaks down in the internal memory 410 when writing data.Because Date Conversion Unit 430 is converted to raw data relay data, relay data is analyzed, replaces, encoded, and it is same or similar to produce the mode and the previous embodiment of anti-interference data, so do not repeat them here.
In sum, method for writing data of the present invention and system are before with lump-sum data write memory, just data are carried out conversion process, thereby find out the zone of easily adjacent data in the internal memory being caused interference, and it is replaced into the lower data of interference strength, the data write memory after then just will handling.Thus, can guarantee that the data of write memory are difficult for proximity data is caused interference, promote fiduciary level according to this data write memory.
It should be noted that at last: above embodiment only in order to technical scheme of the present invention to be described, is not intended to limit; Although with reference to previous embodiment the present invention is had been described in detail, those of ordinary skill in the art is to be understood that: it still can be made amendment to the technical scheme that aforementioned each embodiment put down in writing, and perhaps part technical characterictic wherein is equal to replacement; And these modifications or replacement do not make the essence of appropriate technical solution break away from the spirit and scope of various embodiments of the present invention technical scheme.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009101512896A CN102043684A (en) | 2009-10-09 | 2009-10-09 | Data writing method and system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009101512896A CN102043684A (en) | 2009-10-09 | 2009-10-09 | Data writing method and system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102043684A true CN102043684A (en) | 2011-05-04 |
Family
ID=43909837
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009101512896A Pending CN102043684A (en) | 2009-10-09 | 2009-10-09 | Data writing method and system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102043684A (en) |
-
2009
- 2009-10-09 CN CN2009101512896A patent/CN102043684A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10846173B2 (en) | Method for accessing flash memory module and associated flash memory controller and memory device | |
US10127997B2 (en) | Data storage device comprising super block parity data based on page type of word line or plane | |
JP5658128B2 (en) | System, method, and computer program for probabilistic multilayer error correction in NAND flash memory | |
US10691530B2 (en) | Apparatuses and methods for correcting errors and memory controllers including the apparatuses for correcting errors | |
US20110016263A1 (en) | Method for performing data pattern management regarding data accessed by a controller of a flash memory, and associated memory device and controller thereof | |
CN103187104B (en) | The error correction method of DRAM memory | |
CN103594120B (en) | To read the memory error correction method write | |
US10110255B2 (en) | Method for accessing flash memory module and associated flash memory controller and memory device | |
WO2016164367A2 (en) | Device-specific variable error correction | |
US20160283319A1 (en) | Data storage device and encoding method thereof | |
US9594627B2 (en) | Controller and control method | |
CN103093130B (en) | A kind of hardware binding information ciphering method and the network equipment | |
KR102005709B1 (en) | A method of operating the memory device and the memory system | |
CN102043684A (en) | Data writing method and system | |
CN116959540B (en) | Data verification system with writemask | |
CN105336379B (en) | A kind of information processing method and solid-state memory | |
CN109559774A (en) | Decoding method, memory control circuit unit, and memory storage device | |
CN103985410A (en) | Storage device and data access method for storage device | |
TWI426384B (en) | Method and system for data programming | |
JP6103958B2 (en) | Semiconductor memory device | |
CN107291570B (en) | On-chip memory anti-single event flip protection method based on Zynq-7000 | |
CN106708649B (en) | Coding/decoding method, memorizer memory devices and memorizer control circuit unit | |
CN113407155A (en) | Random number seed generator and method thereof | |
CN112306733B (en) | Memory device, memory controller and data access method therefor | |
CN103631669A (en) | Write-back method for error correction SRAM |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110504 |