[go: up one dir, main page]

CN102002666B - Preparation method of tantalum nitride diffusion impervious layer for copper interconnection - Google Patents

Preparation method of tantalum nitride diffusion impervious layer for copper interconnection Download PDF

Info

Publication number
CN102002666B
CN102002666B CN2010105157218A CN201010515721A CN102002666B CN 102002666 B CN102002666 B CN 102002666B CN 2010105157218 A CN2010105157218 A CN 2010105157218A CN 201010515721 A CN201010515721 A CN 201010515721A CN 102002666 B CN102002666 B CN 102002666B
Authority
CN
China
Prior art keywords
nitride diffusion
barrier layer
copper
diffusion barrier
tantalum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2010105157218A
Other languages
Chinese (zh)
Other versions
CN102002666A (en
Inventor
朱嘉琦
王建东
张建隆
张雯婷
曹世成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harbin Institute of Technology Shenzhen
Original Assignee
Harbin Institute of Technology Shenzhen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harbin Institute of Technology Shenzhen filed Critical Harbin Institute of Technology Shenzhen
Priority to CN2010105157218A priority Critical patent/CN102002666B/en
Publication of CN102002666A publication Critical patent/CN102002666A/en
Application granted granted Critical
Publication of CN102002666B publication Critical patent/CN102002666B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

The invention relates to a preparation method of a tantalum nitride diffusion impervious layer for copper interconnection, relating to a preparation method of the tantalum nitride diffusion impervious layer and solving the problems of poor impervious effect of tantalum nitride diffusion impervious layer, which is caused by large thickness and poor compactness of the tantalum nitride diffusion impervious layer prepared by the traditional tantalum nitride deposition technology. The preparation method comprises the following steps of: cleaning a substrate, and then placing the cleaned substrate on a sample platform inside a vacuum cavity of filtering cathode arc deposition equipment; then carrying out ion cleaning on the substrate; vacuumizing, heating the sample platform, introducing nitrogen, then importing scanning waveforms, and setting deposition parameters; and then starting the filtering cathode arc deposition equipment. The tantalum nitride diffusion impervious layer for the copper interconnection has the thickness of 10-20 nm, good compactness and uniform and smooth surface and can ensure the excellent quality of a subsequent electrodeposition copper layer; and in addition, the tantalum nitride diffusion impervious layer has high high-temperature diffusion imperviousness and does not generate copper-silicon compounds after being subjected to heat treatment at the temperature of 600 DEG C for 90 minutes.

Description

一种铜互联用氮化钽扩散阻挡层的制备方法A preparation method of tantalum nitride diffusion barrier layer for copper interconnection

技术领域 technical field

本发明涉及一种氮化钽扩散阻挡层的制备方法。The invention relates to a preparation method of a tantalum nitride diffusion barrier layer.

背景技术 Background technique

随着集成电路工艺的发展,Cu替代Al成为新一代的互联材料。为了防止Cu扩散进Si器件中引起器件性能受损以及提高Cu与Si、SiO2的粘附性,必须在Cu互联线外包裹一层扩散阻挡层。氮化钽具有非常良好的阻挡层材料性能,如电阻率低、熔点高、晶格和晶界扩散的激活能高、界面稳定等一系列优异的性能,是当前扩散阻挡层的首选材料。当集成电路的特征尺寸小于45nm时,对阻挡层薄膜的厚度、阻挡效果等性能要求进一步提高,阻挡层的厚度应小于3.3nm,线路沟槽的深宽比增加,当前主要的沉积技术已不能保证制备出的氮化钽阻挡层依然具有良好的扩散阻挡性能和台阶覆盖性,现有沉积技术主要为磁控溅射、真空蒸镀等,制备得到的氮化钽阻挡层厚度过大(大于100nm),阻挡层致密性差,导致阻挡效果差。With the development of integrated circuit technology, Cu has replaced Al to become a new generation of interconnect materials. In order to prevent Cu from diffusing into Si devices and cause damage to device performance and to improve the adhesion of Cu to Si and SiO 2 , a diffusion barrier layer must be wrapped around Cu interconnects. Tantalum nitride has very good barrier material properties, such as low resistivity, high melting point, high activation energy for lattice and grain boundary diffusion, and a series of excellent properties such as stable interface. It is the preferred material for the current diffusion barrier. When the characteristic size of the integrated circuit is less than 45nm, the performance requirements for the thickness of the barrier film and the barrier effect are further improved. The thickness of the barrier layer should be less than 3.3nm, and the aspect ratio of the circuit trench increases. Ensure that the prepared tantalum nitride barrier layer still has good diffusion barrier performance and step coverage. The existing deposition techniques are mainly magnetron sputtering, vacuum evaporation, etc., and the thickness of the prepared tantalum nitride barrier layer is too large (greater than 100nm), the barrier layer has poor density, resulting in poor barrier effect.

发明内容 Contents of the invention

本发明的目的是为了解决现有氮化钽沉积技术制备得到的氮化钽阻挡层厚度大、致密性差,导致氮化钽阻挡层的阻挡效果差的问题,提供了一种铜互联用氮化钽扩散阻挡层的制备方法。The purpose of the present invention is to solve the problem that the tantalum nitride barrier layer prepared by the existing tantalum nitride deposition technology has a large thickness and poor compactness, which leads to poor barrier effect of the tantalum nitride barrier layer, and provides a tantalum nitride barrier layer for copper interconnection. A method for preparing a tantalum diffusion barrier layer.

本发明的铜互联用氮化钽扩散阻挡层的制备方法,是通过以下步骤实现的:一、将单晶硅衬底用超声波清洗30~40min,然后将单晶硅衬底置于过滤阴极电弧沉积设备真空仓内的样品台上;二、将真空仓内抽真空至1.0×10-6~9.9×10-6Torr后通入氩气,控制氩气流量为50cm3/min,当真空仓内压强达到8.0×10-5~1.0×10-4Torr时,将样品台转至离子清洗位置,对单晶硅衬底表面进行离子清洗10~20min,然后关闭氩气,再将样品台转至沉积位置;三、继续对真空仓进行抽真空,当真空度达到1.0×10-6~9.9×10-6Torr时,再将样品台加热至200~600℃,然后通入氮气,氮气流量控制在2.6~8.8cm3/min,然后调入扫描波形,设置沉积参数为:电弧电流为120~150A,扫描时长为10min,起弧周期为10~15s/次,衬底直流偏压为20~200V;四、当真空仓内真空度为4.0×10-4~7.0×10-4Torr时,开启过滤阴极电弧沉积设备,开始对钽靶施加脉冲电源特性起弧,然后采用平特性电源稳弧,向单晶硅衬底表面沉积镀膜,沉积结束后即在单晶硅衬底表面得到氮化钽扩散阻挡层,实现铜互联用氮化钽扩散阻挡层的制备。The preparation method of the tantalum nitride diffusion barrier layer for copper interconnection of the present invention is realized through the following steps: 1. The single crystal silicon substrate is cleaned with ultrasonic waves for 30-40 minutes, and then the single crystal silicon substrate is placed in the filter cathodic arc On the sample stage in the vacuum chamber of the deposition equipment; 2. After the vacuum chamber is evacuated to 1.0×10 -6 ~ 9.9×10 -6 Torr, argon gas is introduced, and the flow rate of the argon gas is controlled to be 50cm 3 /min. When the pressure reaches 8.0×10 -5 to 1.0×10 -4 Torr, turn the sample stage to the ion cleaning position, perform ion cleaning on the surface of the single crystal silicon substrate for 10 to 20 minutes, then turn off the argon gas, and then turn the sample stage to the Deposition position; 3. Continue to evacuate the vacuum chamber. When the vacuum degree reaches 1.0×10 -6 ~9.9×10 -6 Torr, then heat the sample stage to 200~600°C, and then pass in nitrogen, and the flow of nitrogen gas is controlled At 2.6-8.8cm 3 /min, then call in the scanning waveform, set the deposition parameters as follows: arc current 120-150A, scanning time 10min, arcing cycle 10-15s/time, substrate DC bias 20- 200V; 4. When the vacuum degree in the vacuum chamber is 4.0×10 -4 ~ 7.0×10 -4 Torr, turn on the filtered cathodic arc deposition equipment, start to apply pulse power to the tantalum target to start the arc, and then use the flat characteristic power to stabilize the arc. A coating is deposited on the surface of the single crystal silicon substrate, and a tantalum nitride diffusion barrier layer is obtained on the surface of the single crystal silicon substrate after the deposition, so as to realize the preparation of the tantalum nitride diffusion barrier layer for copper interconnection.

本发明的铜互联用氮化钽扩散阻挡层的制备方法利用过滤阴极真空电弧技术在单晶硅衬底上获得厚度仅为10~20nm的氮化钽扩散阻挡层,而且制备得到的氮化钽扩散阻挡层致密性好,表面均匀平整,能够保证后续电沉积铜层的优良质量;同时高温扩散阻挡性高,氮化钽扩散阻挡层受温度为600℃的热处理90分钟后,无铜硅化合物产生。The preparation method of the tantalum nitride diffusion barrier layer for copper interconnection of the present invention uses the filtered cathode vacuum arc technology to obtain a tantalum nitride diffusion barrier layer with a thickness of only 10-20 nm on a single crystal silicon substrate, and the prepared tantalum nitride The diffusion barrier layer has good compactness and uniform surface, which can ensure the excellent quality of the subsequent electrodeposited copper layer; at the same time, the high-temperature diffusion barrier property is high, and the tantalum nitride diffusion barrier layer is heat-treated at 600°C for 90 minutes, and there is no copper-silicon compound produce.

本发明的铜互联用氮化钽扩散阻挡层的制备方法工艺简单,制备周期短,适于工业化应用。本发明的制备方法能够实现深宽比至少为9∶1的要求,能够满足当前半导体产业的性能要求。The preparation method of the tantalum nitride diffusion barrier layer for copper interconnection of the present invention has simple process, short preparation period and is suitable for industrial application. The preparation method of the invention can realize the requirement that the aspect ratio is at least 9:1, and can meet the performance requirement of the current semiconductor industry.

附图说明 Description of drawings

图1是具体实施方式十三中热处理后的样品的掠入射X射线衍射(GIXRD)测试谱图,图中“■”为(111)晶向立方相TaN,“□”为(200)晶向立方相TaN,“◆”为(111)晶向立方相Cu,“◇”为(200)晶向立方相Cu,“▲”为(220)晶向立方相TaN,“△”为(220)晶向立方相Cu。Fig. 1 is the grazing incidence X-ray diffraction (GIXRD) test spectrum of the sample after the heat treatment in the specific embodiment thirteen, in which "■" is the (111) crystal orientation cubic phase TaN, and "□" is the (200) crystal orientation Cubic phase TaN, "◆" is (111) crystal orientation cubic phase Cu, "◇" is (200) crystal orientation cubic phase Cu, "▲" is (220) crystal orientation cubic phase TaN, "△" is (220) Crystalline cubic phase Cu.

具体实施方式 Detailed ways

本发明技术方案不局限于以下所列举具体实施方式,还包括各具体实施方式间的任意组合。The technical solution of the present invention is not limited to the specific embodiments listed below, but also includes any combination of the specific embodiments.

具体实施方式一:本实施方式是铜互联用氮化钽扩散阻挡层的制备方法,是通过以下步骤实现的:一、将单晶硅衬底用超声波清洗30~40min,然后将单晶硅衬底置于过滤阴极电弧沉积设备真空仓内的样品台上;二、将真空仓内抽真空至1.0×10-6~9.9×10-6Torr后通入氩气,控制氩气流量为50cm3/min,当真空仓内压强达到8.0×10-5~1.0×10-4Torr时,将样品台转至离子清洗位置,对单晶硅衬底表面进行离子清洗10~20min,然后关闭氩气,再将样品台转至沉积位置;三、继续对真空仓进行抽真空,当真空度达到1.0×10-6~9.9×10-6Torr时,再将样品台加热至200~600℃,然后通入氮气,氮气流量控制在2.6~8.8cm3/min,然后调入扫描波形,设置沉积参数为:电弧电流为120~150A,扫描时长为10min,起弧频率为10~15s/次,衬底直流偏压为20~200V;四、当真空仓内真空度为4.0×10-4~7.0×10-4Torr时,开启过滤阴极电弧沉积设备,开始对钽靶施加脉冲电源特性起弧,然后采用平特性电源稳弧,向单晶硅衬底表面沉积镀膜,沉积结束后即在单晶硅衬底表面得到氮化钽扩散阻挡层,实现铜互联用氮化钽扩散阻挡层的制备。Specific Embodiment 1: This embodiment is a method for preparing a tantalum nitride diffusion barrier layer for copper interconnection, which is realized through the following steps: 1. Clean the single crystal silicon substrate with ultrasonic waves for 30 to 40 minutes, and then clean the single crystal silicon substrate The bottom is placed on the sample stage in the vacuum chamber of the filtered cathodic arc deposition equipment; 2. After the vacuum chamber is evacuated to 1.0×10 -6 ~ 9.9×10 -6 Torr, argon gas is introduced, and the flow rate of argon gas is controlled to 50cm 3 /min, when the pressure in the vacuum chamber reaches 8.0×10 -5 ~1.0×10 -4 Torr, turn the sample stage to the ion cleaning position, perform ion cleaning on the surface of the single crystal silicon substrate for 10 to 20 minutes, then turn off the argon gas, Then turn the sample stage to the deposition position; 3. Continue to evacuate the vacuum chamber. When the vacuum degree reaches 1.0×10 -6 ~9.9×10 -6 Torr, heat the sample stage to 200~600°C, and then turn on the Inject nitrogen, control the flow rate of nitrogen at 2.6-8.8cm 3 /min, then adjust the scanning waveform, set the deposition parameters as follows: arc current 120-150A, scanning time 10min, arcing frequency 10-15s/time, substrate The DC bias voltage is 20-200V; 4. When the vacuum degree in the vacuum chamber is 4.0×10 -4 ~7.0×10 -4 Torr, turn on the filtered cathodic arc deposition equipment, start to apply pulse power to the tantalum target to start the arc, and then use The flat characteristic power supply stabilizes the arc, deposits a coating film on the surface of the single crystal silicon substrate, and obtains a tantalum nitride diffusion barrier layer on the surface of the single crystal silicon substrate after the deposition, and realizes the preparation of a tantalum nitride diffusion barrier layer for copper interconnection.

本实施方式步骤一中超声波清洗的目的是去除单晶硅衬底表面的污染物,如油渍、灰尘等。The purpose of ultrasonic cleaning in Step 1 of this embodiment is to remove pollutants on the surface of the single crystal silicon substrate, such as oil stains and dust.

本实施方式在单晶硅衬底上获得厚度仅为10~20nm的氮化钽扩散阻挡层,而且制备得到的氮化钽扩散阻挡层致密性好,表面均匀平整,能够保证后续电沉积铜层的优良质量;同时高温扩散阻挡性高,氮化钽扩散阻挡层受温度为600℃的热处理90分钟后,无铜硅化合物产生。In this embodiment, a tantalum nitride diffusion barrier layer with a thickness of only 10-20nm is obtained on a single crystal silicon substrate, and the prepared tantalum nitride diffusion barrier layer has good compactness and a uniform and smooth surface, which can ensure the subsequent electrodeposited copper layer Excellent quality; at the same time, the high-temperature diffusion barrier is high, and the tantalum nitride diffusion barrier layer is heat-treated at a temperature of 600 ° C for 90 minutes, and no copper-silicon compound is produced.

本实施方式的铜互联用氮化钽扩散阻挡层的制备方法工艺简单,制备周期短,适于工业化应用。本发明的制备方法能够实现深宽比至少为9∶1的要求,能够满足当前半导体产业的性能要求。The preparation method of the tantalum nitride diffusion barrier layer for copper interconnection in this embodiment has a simple process and a short preparation period, and is suitable for industrial application. The preparation method of the invention can realize the requirement that the aspect ratio is at least 9:1, and can meet the performance requirement of the current semiconductor industry.

具体实施方式二:本实施方式与具体实施方式一不同的是步骤二中将真空仓内抽真空至3.0×10-6~8×10-6Torr后通入氩气,控制氩气流量为50cm3/min,当真空仓内压强达到8.5×10-5~9.5×10-5Torr时,将样品台转至离子清洗位置。其它步骤及参数与具体实施方式一相同。Specific embodiment 2: The difference between this embodiment and specific embodiment 1 is that in step 2, the vacuum chamber is evacuated to 3.0×10 -6 ~ 8×10 -6 Torr, and then argon gas is introduced, and the flow rate of argon gas is controlled to 50 cm 3 /min, when the pressure in the vacuum chamber reaches 8.5×10 -5 to 9.5×10 -5 Torr, turn the sample stage to the ion cleaning position. Other steps and parameters are the same as those in Embodiment 1.

具体实施方式三:本实施方式与具体实施方式一不同的是步骤二中将真空仓内抽真空至6.0×10-6Torr后通入氩气,控制氩气流量为50cm3/min,当真空仓内压强达到9×10-5Torr时,将样品台转至离子清洗位置。其它步骤及参数与具体实施方式一相同。Embodiment 3: The difference between this embodiment and Embodiment 1 is that in step 2, the vacuum chamber is evacuated to 6.0×10 -6 Torr, and then argon gas is introduced, and the flow rate of argon gas is controlled to be 50 cm 3 /min. When the vacuum chamber When the internal pressure reaches 9×10 -5 Torr, turn the sample stage to the ion cleaning position. Other steps and parameters are the same as those in Embodiment 1.

具体实施方式四:本实施方式与具体实施方式一、二或三不同的是步骤三中当真空度达到3.0×10-6~8×10-6Torr时,再将样品台加热至300~500℃。其它步骤及参数与具体实施方式一、二或三相同。Embodiment 4: The difference between this embodiment and Embodiment 1, 2 or 3 is that in step 3, when the degree of vacuum reaches 3.0×10 -6 to 8×10 -6 Torr, the sample stage is heated to 300 to 500 ℃. Other steps and parameters are the same as those in Embodiment 1, 2 or 3.

具体实施方式五:本实施方式与具体实施方式一、二或三不同的是步骤三中当真空度达到6×10-6Torr时,再将样品台加热至400℃。其它步骤及参数与具体实施方式一、二或三相同。Embodiment 5: This embodiment is different from Embodiment 1, 2 or 3 in that in step 3, when the degree of vacuum reaches 6×10 -6 Torr, the sample stage is heated to 400°C. Other steps and parameters are the same as those in Embodiment 1, 2 or 3.

具体实施方式六:本实施方式与具体实施方式一至五之一不同的是步骤三中氮气流量控制在3~8cm3/min。其它步骤及参数与具体实施方式一至五之一相同。Embodiment 6: This embodiment is different from Embodiment 1 to Embodiment 5 in that the nitrogen flow rate in step 3 is controlled at 3-8 cm 3 /min. Other steps and parameters are the same as one of the specific embodiments 1 to 5.

具体实施方式七:本实施方式与具体实施方式一至五之一不同的是步骤三中氮气流量控制在4~6cm3/min。其它步骤及参数与具体实施方式一至五之一相同。Embodiment 7: The difference between this embodiment and one of Embodiments 1 to 5 is that the nitrogen flow rate in step 3 is controlled at 4-6 cm 3 /min. Other steps and parameters are the same as one of the specific embodiments 1 to 5.

具体实施方式八:本实施方式与具体实施方式一至五之一不同的是步骤三中氮气流量控制在5cm3/min。其它步骤及参数与具体实施方式一至五之一相同。Embodiment 8: The difference between this embodiment and one of Embodiments 1 to 5 is that the nitrogen flow rate in step 3 is controlled at 5 cm 3 /min. Other steps and parameters are the same as one of the specific embodiments 1 to 5.

具体实施方式九:本实施方式与具体实施方式一至八之一不同的是步骤三中设置沉积参数为:电弧电流为125~145A,扫描时长为10min,起弧频率为11~14s/次,衬底直流偏压为80~150V。其它步骤及参数与具体实施方式一至八之一相同。Embodiment 9: The difference between this embodiment and Embodiments 1 to 8 is that the deposition parameters are set in step 3: the arc current is 125-145A, the scanning time is 10min, the arcing frequency is 11-14s/time, and the lining The bottom DC bias voltage is 80-150V. Other steps and parameters are the same as those in Embodiments 1 to 8.

具体实施方式十:本实施方式与具体实施方式一至八之一不同的是步骤三中设置沉积参数为:电弧电流为135A,扫描时长为10min,起弧频率为12s/次,衬底直流偏压为120V。其它步骤及参数与具体实施方式一至八之一相同。Embodiment 10: This embodiment differs from Embodiment 1 to Embodiment 8 in that the deposition parameters are set in step 3: the arc current is 135A, the scanning duration is 10min, the arcing frequency is 12s/time, and the substrate DC bias is 120V. Other steps and parameters are the same as those in Embodiments 1 to 8.

具体实施方式十一:本实施方式与具体实施方式一至十之一不同的是步骤四中当真空仓内真空度为4.8×10-4~62×10-4Torr时,开启过滤阴极电弧沉积设备。其它步骤及参数与具体实施方式一至十之一相同。Embodiment 11: This embodiment differs from Embodiments 1 to 11 in that in step 4, when the vacuum degree in the vacuum chamber is 4.8×10 -4 to 62×10 -4 Torr, the filtered cathodic arc deposition equipment is turned on. Other steps and parameters are the same as those in Embodiments 1 to 11.

具体实施方式十二:本实施方式与具体实施方式一至十之一不同的是步骤四中当真空仓内真空度为5.6×10-4Torr时,开启过滤阴极电弧沉积设备。其它步骤及参数与具体实施方式一至十之一相同。Embodiment 12: This embodiment differs from Embodiments 1 to 10 in that in Step 4, when the vacuum degree in the vacuum chamber is 5.6×10 −4 Torr, the filtering cathodic arc deposition equipment is turned on. Other steps and parameters are the same as those in Embodiments 1 to 11.

具体实施方式十三:本实施方式是铜互联用氮化钽扩散阻挡层的制备方法,是通过以下步骤实现的:一、将单晶硅衬底用超声波清洗30min,然后将单晶硅衬底置于过滤阴极电弧沉积设备真空仓内的样品台上;二、将真空仓内抽真空至6×10-6Torr后通入氩气,控制氩气流量为50cm3/min,当真空仓内压强达到9.0×10-5Torr时,将样品台转至离子清洗位置,对单晶硅衬底表面进行离子清洗20min,然后关闭氩气,再将样品台转至沉积位置;三、继续对真空仓进行抽真空,当真空度达到6×10-6Torr时,再将样品台加热至400℃,然后通入氮气,氮气流量控制在5cm3/min,然后调入扫描波形,设置沉积参数为:电弧电流为135A,扫描时长为10min,起弧频率为12s/次,衬底直流偏压为120V;四、当真空仓内真空度为5.6×10-4Torr时,开启过滤阴极电弧沉积设备,开始对钽靶施加脉冲电源特性起弧,然后采用平特性电源稳弧,向单晶硅衬底表面沉积镀膜,沉积结束后即在单晶硅衬底表面得到氮化钽扩散阻挡层,实现铜互联用氮化钽扩散阻挡层的制备。Specific Embodiment Thirteen: This embodiment is a method for preparing a tantalum nitride diffusion barrier layer for copper interconnection, which is achieved through the following steps: 1. Clean the single crystal silicon substrate with ultrasonic waves for 30 minutes, and then clean the single crystal silicon substrate Place it on the sample stage in the vacuum chamber of the filtered cathodic arc deposition equipment; 2. After the vacuum chamber is evacuated to 6×10 -6 Torr, argon gas is introduced, and the flow rate of the argon gas is controlled to be 50cm 3 /min. When the pressure in the vacuum chamber is When it reaches 9.0×10 -5 Torr, turn the sample stage to the ion cleaning position, perform ion cleaning on the surface of the single crystal silicon substrate for 20 minutes, then turn off the argon gas, and then turn the sample stage to the deposition position; 3. Continue to clean the vacuum chamber Carry out vacuuming, and when the vacuum degree reaches 6×10 -6 Torr, heat the sample stage to 400°C, then pass in nitrogen gas, the flow rate of nitrogen gas is controlled at 5cm 3 /min, then adjust the scanning waveform, and set the deposition parameters as follows: The arc current is 135A, the scanning time is 10min, the arcing frequency is 12s/time, and the substrate DC bias voltage is 120V; 4. When the vacuum degree in the vacuum chamber is 5.6×10 -4 Torr, turn on the filtered cathodic arc deposition equipment and start Apply a pulse power supply characteristic to the tantalum target to start the arc, and then use a flat characteristic power supply to stabilize the arc, deposit a coating on the surface of the single crystal silicon substrate, and obtain a tantalum nitride diffusion barrier layer on the surface of the single crystal silicon substrate after the deposition is completed to realize copper interconnection Fabrication of Diffusion Barriers Using TaN.

本实施方式在单晶硅表面沉积制备得到的氮化钽扩散阻挡层厚度仅为15nm,而且制备得到的氮化钽扩散阻挡层致密性好,表面均匀平整,能够保证后续电沉积铜层的优良质量;同时高温扩散阻挡性高,氮化钽扩散阻挡层受温度为600℃的热处理90分钟后,无铜硅化合物产生。In this embodiment, the thickness of the tantalum nitride diffusion barrier layer prepared by depositing on the surface of single crystal silicon is only 15nm, and the prepared tantalum nitride diffusion barrier layer has good compactness and uniform surface, which can ensure the excellent quality of the subsequent electrodeposited copper layer. Quality; at the same time, the high-temperature diffusion barrier is high, and the tantalum nitride diffusion barrier layer is heat-treated at a temperature of 600 ° C for 90 minutes, and no copper-silicon compound is produced.

本实施方式将沉积有氮化钽扩散阻挡层的单晶硅再进行镀铜,使得在氮化钽扩散阻挡层上形成一层铜薄膜得到样品,然后将样品其放入600℃的条件下热处理90分钟后,然后采用荷兰Philips公司生产的X’Pert-Pro型X射线衍射仪对热处理后的样品进行掠入射X射线衍射(GIXRD)测试,测试结果如图1所示,图中“■”为(111)晶向立方相TaN,“□”为(200)晶向立方相TaN,“◆”为(111)晶向立方相Cu,“◇”为(200)晶向立方相Cu,“▲”为(220)晶向立方相TaN,“△”为(220)晶向立方相Cu。图1中可见,本实施方式在单晶硅衬底表面得到氮化钽扩散阻挡层受温度为600℃的热处理90分钟后,无铜硅化合物产生,扩散阻挡性能好。In this embodiment, the single crystal silicon deposited with a tantalum nitride diffusion barrier layer is then plated with copper, so that a layer of copper film is formed on the tantalum nitride diffusion barrier layer to obtain a sample, and then the sample is heat-treated at 600°C After 90 minutes, then adopt the X'Pert-Pro type X-ray diffractometer produced by Netherlands Philips company to carry out grazing incidence X-ray diffraction (GIXRD) test to the sample after heat treatment, test result is as shown in Figure 1, among the figure " ■" "□" is (200) cubic phase TaN, "◆" is (111) cubic phase Cu, "◇" is (200) cubic phase Cu, " ▲" is (220) cubic phase TaN, and "△" is (220) cubic phase Cu. It can be seen from FIG. 1 that after the tantalum nitride diffusion barrier layer obtained on the surface of the single crystal silicon substrate in this embodiment is subjected to heat treatment at a temperature of 600° C. for 90 minutes, no copper-silicon compound is produced and the diffusion barrier performance is good.

Claims (10)

1. interconnected preparation method of copper with the tantalum-nitride diffusion barrier layer; It is characterized in that the interconnected preparation method with the tantalum-nitride diffusion barrier layer of copper realizes through following steps: one, with monocrystalline substrate with ultrasonic cleaning 30~40min, then monocrystalline substrate is placed on the sample table in the filtering cathode arc deposited equipment vacuum storehouse; Two, with being evacuated to 1.0 * 10 in the vacuum storehouse -6~9.9 * 10 -6Feed argon gas behind the Torr, the control argon flow amount is 50cm 3/ min, pressure reaches 8.0 * 10 in the hole capital after selling all securities of taking seriously -5~1.0 * 10 -4During Torr, sample table is gone to the ion cleaning positions, ion is carried out on the monocrystalline substrate surface clean 10~20min, close argon gas then, again sample table is gone to deposition position; Three, continue the vacuum storehouse is vacuumized, when vacuum tightness reaches 1.0 * 10 -6~9.9 * 10 -6During Torr, again sample table is heated to 200~600 ℃, feeds nitrogen then, nitrogen flow is controlled at 2.6~8.8cm 3/ min calls in sweep waveform then, deposition parameter is set be: flame current is 120~150A, and the scanning duration is 10min, and the starting the arc cycle is 10~15s/ time, and the substrate DC biasing is 20~200V; Four, the interior vacuum tightness of hole capital after selling all securities is 4.0 * 10 surely -4~7.0 * 10 -4During Torr; Open filtering cathode arc deposited equipment; Begin the tantalum target is applied the starting the arc of pulse power characteristic, adopt flat characteristic power supply stabilising arc then, to monocrystalline substrate surface deposition plated film; Deposition promptly obtains the tantalum-nitride diffusion barrier layer on the monocrystalline substrate surface after finishing, and realizes the interconnected preparation with the tantalum-nitride diffusion barrier layer of copper.
2. the interconnected preparation method with the tantalum-nitride diffusion barrier layer of a kind of copper according to claim 1 is characterized in that working as in the step 3 vacuum tightness and reaches 3.0 * 10 -6~8 * 10 -6During Torr, again sample table is heated to 300~500 ℃.
3. the interconnected preparation method with the tantalum-nitride diffusion barrier layer of a kind of copper according to claim 1 is characterized in that working as in the step 3 vacuum tightness and reaches 6 * 10 -6During Torr, again sample table is heated to 400 ℃.
4. according to claim 1, the interconnected preparation method of 2 or 3 described a kind of copper, it is characterized in that nitrogen flow is controlled at 3~8cm in the step 3 with the tantalum-nitride diffusion barrier layer 3/ min.
5. according to claim 1, the interconnected preparation method of 2 or 3 described a kind of copper, it is characterized in that nitrogen flow is controlled at 4~6cm in the step 3 with the tantalum-nitride diffusion barrier layer 3/ min.
6. according to claim 1, the interconnected preparation method of 2 or 3 described a kind of copper, it is characterized in that nitrogen flow is controlled at 5cm in the step 3 with the tantalum-nitride diffusion barrier layer 3/ min.
7. according to claim 1, the interconnected preparation method of 2 or 3 described a kind of copper with the tantalum-nitride diffusion barrier layer; It is characterized in that being provided with in the step 3 deposition parameter is: flame current is 125~145A; The scanning duration is 10min; The starting the arc cycle is 11~14s/ time, and the substrate DC biasing is 80~150V.
8. according to claim 1, the interconnected preparation method of 2 or 3 described a kind of copper with the tantalum-nitride diffusion barrier layer; It is characterized in that being provided with in the step 3 deposition parameter is: flame current is 135A; The scanning duration is 10min, and the starting the arc cycle is 12s/ time, and the substrate DC biasing is 120V.
9. according to claim 1, the interconnected preparation method with the tantalum-nitride diffusion barrier layer of 2 or 3 described a kind of copper, vacuum tightness is 4.8 * 10 in the hole capital after selling all securities that it is characterized in that taking seriously in the step 4 -4~6.2 * 10 -4During Torr, open filtering cathode arc deposited equipment.
10. according to claim 1, the interconnected preparation method with the tantalum-nitride diffusion barrier layer of 2 or 3 described a kind of copper, vacuum tightness is 5.6 * 10 in the hole capital after selling all securities that it is characterized in that taking seriously in the step 4 -4During Torr, open filtering cathode arc deposited equipment.
CN2010105157218A 2010-10-22 2010-10-22 Preparation method of tantalum nitride diffusion impervious layer for copper interconnection Expired - Fee Related CN102002666B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010105157218A CN102002666B (en) 2010-10-22 2010-10-22 Preparation method of tantalum nitride diffusion impervious layer for copper interconnection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010105157218A CN102002666B (en) 2010-10-22 2010-10-22 Preparation method of tantalum nitride diffusion impervious layer for copper interconnection

Publications (2)

Publication Number Publication Date
CN102002666A CN102002666A (en) 2011-04-06
CN102002666B true CN102002666B (en) 2012-06-27

Family

ID=43810370

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010105157218A Expired - Fee Related CN102002666B (en) 2010-10-22 2010-10-22 Preparation method of tantalum nitride diffusion impervious layer for copper interconnection

Country Status (1)

Country Link
CN (1) CN102002666B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8518825B1 (en) 2012-12-24 2013-08-27 Shanghai Huali Microelectronics Corporation Method to manufacture trench-first copper interconnection

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101100739A (en) * 2007-08-02 2008-01-09 哈尔滨工业大学 A kind of method adopting magnetron sputtering to prepare thin film
CN101515580A (en) * 2009-03-31 2009-08-26 中南大学 SiCN medium diffusion barrier film for copper interconnection and preparation process thereof
CN101702406A (en) * 2009-11-24 2010-05-05 四川大学 Fabrication Process of Gradient Diffusion Barrier Layer for Cu Interconnection in Deep Submicron Integrated Circuits

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6916398B2 (en) * 2001-10-26 2005-07-12 Applied Materials, Inc. Gas delivery apparatus and method for atomic layer deposition

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101100739A (en) * 2007-08-02 2008-01-09 哈尔滨工业大学 A kind of method adopting magnetron sputtering to prepare thin film
CN101515580A (en) * 2009-03-31 2009-08-26 中南大学 SiCN medium diffusion barrier film for copper interconnection and preparation process thereof
CN101702406A (en) * 2009-11-24 2010-05-05 四川大学 Fabrication Process of Gradient Diffusion Barrier Layer for Cu Interconnection in Deep Submicron Integrated Circuits

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
陈秀华等.超大规模集成电路铜布线扩散阻挡层TaN薄膜的制备研究.《功能材料》.2007,第38卷(第5期),期刊第750-752页. *

Also Published As

Publication number Publication date
CN102002666A (en) 2011-04-06

Similar Documents

Publication Publication Date Title
JP3574651B2 (en) Film forming method and film forming apparatus
JP5983162B2 (en) Manufacturing method of semiconductor device
CN101962746B (en) Method for preparing high-adhesion Ta/TaN laminated film on surface of metal part
CN102251216B (en) A method for preparing tungsten-doped vanadium oxide film
TW201726964A (en) Method for forming boron nitride film and method for manufacturing semiconductor device
TWI397125B (en) Semiconductor device manufacturing method
KR20150099764A (en) Method for producing a dielectric and/or barrier layer or multilayer on a substrate, and device for implementing said method
TWI726837B (en) Ti film forming method
KR100884852B1 (en) Deposition Method
US9224783B2 (en) Plasma densification of dielectrics for improved dielectric loss tangent
CN103290367B (en) Preparation method of film bulk acoustic resonator lower electrode
CN102002666B (en) Preparation method of tantalum nitride diffusion impervious layer for copper interconnection
CN101515580B (en) SiCN medium diffusion barrier film for copper interconnection and preparation process thereof
CN100523293C (en) Film forming method and film forming apparatus
JP2004197219A (en) Film deposition method
TWI573208B (en) Semiconductor interconnect structure and manufacturing method thereof
JP2009141230A (en) Manufacturing method of semiconductor device and sputtering device for manufacturing semiconductor device
CN110438461A (en) A preparation method of TiBx/Cr (x=1.9~3.5) anti-oxidation multilayer coating
CN114864662B (en) Schottky structure based on TiN/TaN template and preparation method and application thereof
CN114752921B (en) Film coating method in flip chip
JP4105120B2 (en) Deposition method
JP2010225751A (en) Atomic layer growth equipment
CN119630109B (en) A method for preparing Ge/Si SACM APD
JP4608530B2 (en) Barrier film manufacturing method
JP2010258051A (en) Vapor phase growth apparatus and semiconductor device manufacturing method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120627

Termination date: 20121022