CN101950277B - Data transmission method and device for micro control unit and data transmission system - Google Patents
Data transmission method and device for micro control unit and data transmission system Download PDFInfo
- Publication number
- CN101950277B CN101950277B CN2010102867959A CN201010286795A CN101950277B CN 101950277 B CN101950277 B CN 101950277B CN 2010102867959 A CN2010102867959 A CN 2010102867959A CN 201010286795 A CN201010286795 A CN 201010286795A CN 101950277 B CN101950277 B CN 101950277B
- Authority
- CN
- China
- Prior art keywords
- data
- address
- storage device
- mcu
- cache
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000005540 biological transmission Effects 0.000 title claims abstract description 56
- 238000000034 method Methods 0.000 title claims abstract description 31
- 238000013507 mapping Methods 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 8
- 230000006870 function Effects 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- 230000003139 buffering effect Effects 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
Images
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The invention discloses a data transmission method and device for a micro control unit and a data transmission system, and aims to solve the problem that the efficiency of reading data from an external storage element by an MCU (microprogrammed control unit) is low in the prior art. The method comprises the following steps: reading data from the storage device through a serial port and then storing the data in a cache, converting the read data from serial to parallel during storage, wherein the frequency of a serial clock is higher than that of a parallel clock; and determining the address corresponding to the address appointed by the MCU in the storage device in the cache according to the corresponding relation between the storage address of the cache and the storage address of the storage device, and then sending the data in the corresponding address to the MCU through a parallel port. By using the technical scheme of the invention, the efficiency of the MCU for accessing the external storage device can be improved.
Description
Technical Field
The invention relates to a data transmission method and device for a micro control unit and a data transmission system.
Background
A Micro Control Unit (MCU) core is embedded in a chip product, and a serial Flash (Flash) is often used as an external program storage device of the MCU due to the limited number of pins of the chip. When accessing Flash, at least 10 clock cycles are needed to obtain an 8-bit instruction, which results in low MCU execution efficiency, and instruction fetching becomes a bottleneck of MCU execution efficiency.
In the prior art, the efficiency of reading data from an external storage element by an MCU is low, and no effective solution to this problem has been found.
Disclosure of Invention
The invention mainly aims to provide a data transmission method and device for a micro control unit and a data transmission system, so as to solve the problem that the efficiency of reading data from an external storage element by an MCU (microprogrammed control unit) in the prior art is low.
To solve the above problems, according to one aspect of the present invention, a data transmission method for a micro control unit is provided.
The data transmission method for the micro control unit of the invention comprises the following steps: reading data from the storage device through a serial port and then storing the data in a cache, converting the read data from serial to parallel during storage, wherein the frequency of a serial clock is higher than that of a parallel clock; and determining the address corresponding to the address appointed by the MCU in the storage device in the cache according to the corresponding relation between the storage address of the cache and the storage address of the storage device, and then sending the data in the corresponding address to the MCU through a parallel port.
Further, before reading data from the memory device through the serial port, the method further comprises: determining a rule followed by the MCU when the address is specified according to the address specified by the MCU in each history; the reading data from the storage device includes reading data from an address within the storage device determined according to the rule.
Further, the rule includes: the MCU acquires data from a section of continuous addresses in the storage device according to the address sequence; or, the law includes: the MCU acquires data from a plurality of address fields in the storage device, and the data is acquired in each address field according to the address sequence.
Further, the reading data from the storage device includes: reading partial data from addresses in the storage device determined according to the rule and recording the addresses of the partial data in the storage device before the MCU specifies the addresses in the storage device; before sending the data in the corresponding address to the MCU through a parallel port, the method further includes: confirming that the specified address is the same address as the address of the recorded part of data in the storage device.
Further, the reading data from the storage device includes: reading partial data from addresses in the storage device determined according to the rule and recording the addresses of the partial data in the storage device before the MCU specifies the addresses in the storage device; before sending the data in the corresponding address to the MCU through a parallel port, the method further includes: confirming that the designated address is different from the recorded address of the partial data in the storage device, then reading all data in the designated address of the MCU in the storage device from the storage device and covering the existing data in the cache with the all data.
To solve the above problem, according to another aspect of the present invention, another data transmission method for a micro control unit is proposed.
The data transmission method for the micro control unit of the invention comprises the following steps: receiving data sent by the MCU through a parallel port, storing the data in a cache, converting the read data from parallel to serial during storage, wherein the frequency of a serial clock is higher than that of a parallel clock, and recording an address in a storage device appointed by the MCU; and determining the address corresponding to the address appointed by the MCU in the storage device in the cache according to the corresponding relation between the storage address of the cache and the storage address of the storage device, and then sending the data in the corresponding address to the storage device through a serial port and storing the data in the address appointed by the MCU in the storage device.
Further, after sending the data in the corresponding address to the storage device through a serial port, the method further includes: and receiving an address in a storage device appointed by the MCU, judging whether the data stored in the storage device by the MCU is stored in the cache according to whether the received address is the same as the recorded address in the storage device, if so, sending the data in the cache to the storage device, otherwise, receiving the data from the MCU and then sending the data to the storage device.
To solve the above problems, according to still another aspect of the present invention, a data transmission apparatus for a micro control unit is provided.
The data transmission device for the micro control unit comprises a pre-fetching control module, a cache module and an address mapping module, wherein: the prefetch control module is used for reading data from the storage device through a serial port and then storing the data in the cache module; and the address mapping module is used for determining the corresponding address of the address specified by the MCU in the storage device in the cache module according to the corresponding relation between the storage address of the cache module and the storage address of the storage device, and then sending the data in the corresponding address to the MCU through a parallel port.
To solve the above problem, according to still another aspect of the present invention, another data transmission apparatus for a micro control unit is provided.
The data transmission device for the micro control unit comprises a receiving module and a sending module, wherein: the receiving module is used for receiving the data sent by the MCU through the parallel port, then storing the data in a cache and recording an address in a storage device appointed by the MCU; and the sending module is used for determining the address corresponding to the address specified by the MCU in the storage device in the cache according to the corresponding relation between the storage address of the cache and the storage address of the storage device, then sending the data in the corresponding address to the storage device through a serial port and storing the data in the address specified by the MCU in the storage device.
To solve the above problems, according to still another aspect of the present invention, a data transmission system for a micro control unit is provided.
The data transmission system for the micro control unit of the present invention includes a Micro Control Unit (MCU); the data transmission device is connected with the MCU; and the storage device is connected with the data transmission device.
According to the technical scheme of the invention, the serial port of the storage device can be matched with the parallel port of the MCU in speed by caching the data read out from the storage device and carrying out clock domain conversion, so that the efficiency of the MCU for reading the data is improved under the condition that the serial clock frequency is higher than the parallel clock frequency. In addition, in the invention, the data is read from the storage device in advance through the data transmission device and stored in the cache, and the data in the cache is directly sent to the MCU when the MCU needs the data, so that the data does not need to be read from the storage device at the moment, and the efficiency of acquiring the data by the MCU is also improved.
Drawings
The drawings described herein are included to provide a further understanding of the invention and are not to be construed as limiting the invention. In the drawings:
fig. 1 is a schematic diagram of a basic structure of a data transmission system according to an embodiment of the present invention;
fig. 2 is a schematic diagram of a data transmission method for an MCU according to an embodiment of the present invention;
fig. 3 is a schematic diagram of a structure of a data transmission apparatus according to an embodiment of the present invention; and
fig. 4 is a schematic diagram of the structure of another data transmission apparatus according to an embodiment of the present invention.
Detailed Description
Embodiments of the present invention will be described below with reference to the accompanying drawings.
Fig. 1 is a schematic diagram of a basic structure of a data transmission system according to an embodiment of the present invention.
As shown in fig. 1, the data transmission system according to the embodiment of the present invention mainly includes a Micro Control Unit (MCU), a data transmission device, and a storage device, which are connected in sequence.
The data transmission method for the MCU according to the embodiment of the present invention is mainly performed by a data transmission apparatus, and its main steps are shown in fig. 2, where fig. 2 is a schematic diagram of the data transmission method for the MCU according to the embodiment of the present invention.
Step S21: data is read from the memory device through the serial port.
Step S22: the read data is converted from serial to parallel.
In step S22, the serial clock frequency is higher than the parallel clock frequency.
Step S23: the parallel data is stored in a cache.
Step S24: and determining the address corresponding to the address specified by the MCU in the storage device in the cache according to the corresponding relation between the storage address of the cache and the storage address of the storage device.
When the MCU reads data from the storage device, the MCU sends an address to be accessed to the data transfer device, that is, the MCU specifies an address in the storage device, where the data is to be read by the MCU.
The storage capacity of the cache is usually smaller than that of the storage device, so the correspondence between the storage addresses of the cache and the storage addresses of the storage device may be dynamic, and the correspondence may be realized by recording from which address of the storage device the data stored in the cache comes.
Step S25: and sending the data in the corresponding address in the step S24 to the MCU through the parallel port.
As can be seen from the above steps S21 to S25, by performing clock domain conversion and buffering on the data in the storage device and making the serial clock frequency higher than the parallel clock frequency, the execution efficiency of the serial circuit can be increased, the serial circuit can be matched with the transmission rate of the parallel port, the bandwidth requirement of the parallel port can be met, and the efficiency of the MCU reading data from the storage device can be increased.
In an implementation, the storage device may be a Flash memory (Flash).
In an implementation, the serial clock of the serial port may be set to be 8N times the parallel clock of the parallel port, where N represents a positive integer.
In this embodiment, in addition to improving the efficiency of the MCU reading the memory device by performing the above-mentioned clock domain conversion and buffering on the data, the efficiency of the MCU reading the memory device is also improved in various ways, which will be described below.
According to the application characteristics of the MCU, the MCU is usually used to execute the program, that is, the MCU reads the program command and then executes the command, then reads the next command and then executes it, and so on. That is, the data read by the MCU is an instruction of a program, which is stored in the storage device. Based on the characteristics of the MCU for reading data, the address of the MCU for accessing the storage device also has certain regularity correspondingly, for example, when the MCU accesses the storage device, the MCU jumps among specific address sections, sequentially reads the data of the address after accessing a section of continuous address, and then jumps to the next address section.
Therefore, the data transmission device can determine the law followed by the MCU when the address is designated according to the address designated by the MCU all the time, thereby predetermining the address in the storage device to be accessed by the MCU, and then reading data in advance from the address in the storage device determined according to the law and storing the data in the cache. The pre-reading here mainly refers to reading of the storage device by the data transmission device before receiving an address to be accessed sent by the MCU.
In this way, in step S21, the data read may be data read in advance according to the above rule. That is, before the MCU specifies an address in the storage device, the data transfer device previously finds an address of the storage device that the MCU may access, reads a part of data from the address, and records the address of the part of data in the storage device, according to the above-described rule.
Therefore, when the data in the cache is to be sent to the MCU, whether the part of data is the data required by the MCU is judged, and if the recorded address of the part of data in the storage device is the same as the address specified by the MCU, the part of data is the data required by the MCU. Under the condition, the data in the cache can be directly sent to the MCU, the data do not need to be read from the storage device, and the data acquisition efficiency of the MCU is improved. And at the same time of transmitting, continuously reading other data required by the MCU from the data storage device.
In the above judgment, if the part of data is not the data required by the MCU, all the data in the designated address of the MCU in the storage device is read from the storage device and the data existing in the buffer is overwritten with the all the data.
In the process of transmitting data from the buffer to the MCU, the MCU is also an instruction to execute the received data while receiving the data. A water level pointer may be set in the cache, and when the MCU accesses the water level pointer, the water level pointer indicates that the instruction stored in the cache is about to be executed, and the data transmission apparatus starts to retrieve data from the storage apparatus again.
As for the MCU, a plurality of functions are usually run in sequence, each function includes a plurality of instructions, so when the MCU obtains data from the storage device, it usually accesses a section of address in sequence and then jumps to another address, and then accesses a section of address in sequence from the address, and when accessing, the MCU executes a section of instruction, which corresponds to a function, and the functions usually have a certain logical relationship of running in sequence. The above-described law that the MCU follows when designating an address is easily grasped by providing a module having a learning function in the data transmission device, thereby reading the storage device in advance. The data read in advance can be program segments commonly used by the MCU, so that the MCU can be directly obtained from the cache of the storage device when the program segments are needed, and the data are not required to be read from the storage device through a serial port, and the data acquisition efficiency of the MCU is improved.
The above description describes a method for the MCU to acquire data from the storage device. In addition, data may be written from the MCU to the storage device using the data storage device.
The specific mode can be that data sent by the MCU is received through a parallel port and then stored in a cache, the read data is converted from parallel to serial during storage, wherein the frequency of a serial clock is higher than that of a parallel clock, and an address in a storage device appointed by the MCU is recorded; and determining the address corresponding to the address specified by the MCU in the storage device in the cache according to the corresponding relation between the storage address of the cache and the storage address of the storage device, and then sending the data in the corresponding address to the storage device through the serial port and storing the data in the address specified by the MCU in the storage device.
When data is continuously written into the storage device, the address in the storage device specified by the MCU may be received first, and whether the data to be stored in the storage device by the MCU is stored in the cache is determined according to whether the received address is the same as the recorded address in the storage device, if so, the data in the cache is sent to the storage device, otherwise, the data is received from the MCU and then sent to the storage device. Thus, the data in the buffer memory is directly saved in the storage device without transmitting the data from the MCU again.
According to the above method of the embodiment of the present invention, a data transmission device can be directly obtained by using an appropriate circuit. For example, a current programmable gate array (FPGA) may be used to build a circuit having various functions of the data transmission device in the above method.
An alternative construction of the data transmission device is described below.
Fig. 3 is a schematic diagram of a structure of a data transmission apparatus according to an embodiment of the present invention.
As shown in fig. 3, in one structure of the data transmission apparatus according to the embodiment of the present invention, the data transmission apparatus 30 mainly includes a prefetch control module 31, a cache module 32, and an address mapping module 33.
The prefetch control module 31 is used to read data from the storage device through the serial port and then store the data in the cache module 32.
The address mapping module 33 is configured to determine, according to a correspondence between a storage address of the cache module 32 and a storage address of the storage device, an address in the cache module 32 corresponding to an address specified by the MCU in the storage device, and then send data in the corresponding address to the MCU through the parallel port.
The data transmission device 30 in fig. 3 is mainly used for the MCU to obtain data from the storage device. The basic structure of the data transmission device mainly used for writing data into the memory device by the MCU in this embodiment will be described below with reference to fig. 4.
Fig. 4 is a schematic diagram of the structure of another data transmission apparatus according to an embodiment of the present invention.
The data transmission device 40 shown in fig. 4 includes a receiving module 41 and a sending module 42, where the receiving module 41 is configured to receive data sent by the MCU through the parallel port and then store the data in the buffer memory, and record an address in the storage device specified by the MCU, and the sending module 42 is configured to determine, according to a correspondence between a storage address of the buffer memory and a storage address of the storage device, an address in the buffer memory corresponding to the address specified by the MCU in the storage device, and then send data in the corresponding address to the storage device through the serial port and store the data in the address specified by the MCU in the storage device.
According to the embodiment of the invention, the data read out from the storage device is cached and subjected to clock domain conversion, so that the rate of the serial port of the storage device is matched with that of the parallel port of the MCU, and the efficiency of the MCU for reading the data is improved under the condition that the serial clock frequency is higher than the parallel clock frequency. In addition, in the invention, the data is read from the storage device in advance through the data transmission device and stored in the cache, and the data in the cache is directly sent to the MCU when the MCU needs the data, so that the data does not need to be read from the storage device at the moment, and the efficiency of acquiring the data by the MCU is also improved.
In the related technical field of televisions, the scheme of the embodiment of the invention can remarkably improve the speed of accessing the storage device, particularly the Flash memory, by the MCU, and especially can accelerate the OSD display speed because the speed of acquiring data by the MCU is effectively improved when some programs such as On-screen display (OSD) and the like which need to read a large amount of data from the Flash memory are processed.
It will be apparent to those skilled in the art that the modules or steps of the present invention described above may be implemented by a general purpose computing device, they may be centralized on a single computing device or distributed across a network of multiple computing devices, and alternatively, they may be implemented by program code executable by a computing device, such that they may be stored in a memory device and executed by a computing device, and in some cases, the steps shown or described may be performed in an order different than that described herein, or they may be separately fabricated into individual integrated circuit modules, or multiple ones of them may be fabricated into a single integrated circuit module. Thus, the present invention is not limited to any specific combination of hardware and software.
The above description is only a preferred embodiment of the present invention and is not intended to limit the present invention, and various modifications and changes may be made by those skilled in the art. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (10)
1. A data transmission method for a Micro Control Unit (MCU), comprising:
reading data from the storage device through a serial port and then storing the data in a cache, converting the read data from serial to parallel during storage, wherein the frequency of a serial clock is higher than that of a parallel clock;
and determining the address corresponding to the address appointed by the MCU in the storage device in the cache according to the corresponding relation between the storage address of the cache and the storage address of the storage device, and then sending the data in the corresponding address to the MCU through a parallel port.
2. The method of claim 1,
before reading data from the memory device through the serial port, the method further comprises the following steps: determining a rule followed by the MCU when the address is specified according to the address specified by the MCU in each history;
the reading data from the storage device includes reading data from an address within the storage device determined according to the rule.
3. The method of claim 2,
the rules include: the MCU acquires data from a section of continuous addresses in the storage device according to the address sequence; or,
the rules include: the MCU acquires data from a plurality of address fields in the storage device, and the data is acquired in each address field according to the address sequence.
4. The method according to claim 2 or 3,
the reading data from the storage device comprises: reading partial data from addresses in the storage device determined according to the rule and recording the addresses of the partial data in the storage device before the MCU specifies the addresses in the storage device;
before sending the data in the corresponding address to the MCU through a parallel port, the method further includes: confirming that the specified address is the same address as the address of the recorded part of data in the storage device.
5. The method according to claim 2 or 3,
the reading data from the storage device comprises: reading partial data from addresses in the storage device determined according to the rule and recording the addresses of the partial data in the storage device before the MCU specifies the addresses in the storage device;
before sending the data in the corresponding address to the MCU through a parallel port, the method further includes: confirming that the designated address is different from the recorded address of the partial data in the storage device, then reading all data in the designated address of the MCU in the storage device from the storage device and covering the existing data in the cache with the all data.
6. A data transmission method for a Micro Control Unit (MCU), comprising:
receiving data sent by the MCU through a parallel port, storing the data in a cache, converting the read data from parallel to serial during storage, wherein the frequency of a serial clock is higher than that of a parallel clock, and recording an address in a storage device appointed by the MCU;
and determining the address corresponding to the address appointed by the MCU in the storage device in the cache according to the corresponding relation between the storage address of the cache and the storage address of the storage device, and then sending the data in the corresponding address to the storage device through a serial port and storing the data in the address appointed by the MCU in the storage device.
7. The method of claim 6, wherein sending the data in the corresponding address to the storage device via a serial port further comprises:
and receiving an address in a storage device appointed by the MCU, judging whether the data stored in the storage device by the MCU is stored in the cache according to whether the received address is the same as the recorded address in the storage device, if so, sending the data in the cache to the storage device, otherwise, receiving the data from the MCU and then sending the data to the storage device.
8. A data transmission apparatus for a Micro Control Unit (MCU), comprising a prefetch control module, a cache module, and an address mapping module, wherein:
the pre-fetching control module is used for reading data from the storage device through the serial port and then storing the data in the cache module, converting the read data from serial to parallel during storage, and the frequency of a serial clock is higher than that of a parallel clock;
the address mapping module is used for determining the address corresponding to the address specified by the MCU in the storage device in the cache module according to the corresponding relation between the storage address of the cache module and the storage address of the storage device, and then sending the data in the corresponding address to the MCU through a parallel port.
9. A data transmission apparatus for a Micro Control Unit (MCU), comprising a receiving module and a transmitting module, wherein:
the receiving module is used for receiving data sent by the MCU through the parallel port and then storing the data in a cache, converting the read data from parallel to serial when storing the data, wherein the serial clock frequency is higher than the parallel clock frequency, and recording an address in a storage device appointed by the MCU;
the sending module is configured to determine, according to a correspondence between the storage address of the cache and the storage address of the storage device, an address in the cache corresponding to the address specified by the MCU in the storage device, and then send data in the corresponding address to the storage device through a serial port and store the data in the address specified by the MCU in the storage device.
10. A data transmission system, comprising:
a Micro Control Unit (MCU);
the data transmission device of claim 8 or claim 9, connected to the MCU;
and the storage device is connected with the data transmission device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010102867959A CN101950277B (en) | 2010-09-13 | 2010-09-13 | Data transmission method and device for micro control unit and data transmission system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010102867959A CN101950277B (en) | 2010-09-13 | 2010-09-13 | Data transmission method and device for micro control unit and data transmission system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101950277A CN101950277A (en) | 2011-01-19 |
| CN101950277B true CN101950277B (en) | 2012-04-25 |
Family
ID=43453781
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010102867959A Active CN101950277B (en) | 2010-09-13 | 2010-09-13 | Data transmission method and device for micro control unit and data transmission system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101950277B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102354304B (en) * | 2011-09-22 | 2013-10-16 | 青岛海信信芯科技有限公司 | Data transmission method, data transmission device and SOC (system on chip) |
| CN105528172B (en) * | 2015-12-07 | 2019-03-01 | 魅族科技（中国）有限公司 | A kind of method and terminal of the response region adjusting icon |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1236092A4 (en) * | 1999-09-01 | 2006-07-26 | Intel Corp | Branch instruction for processor |
| CN2409552Y (en) * | 2000-01-28 | 2000-12-06 | 深圳市金天信电子有限公司 | Palmtop computer dictionary using serial port flash memory card |
| CN100373336C (en) * | 2005-01-28 | 2008-03-05 | 中兴通讯股份有限公司 | Method for realizing flash-storage dynamic update of single-chip machine |
| CN100576893C (en) * | 2007-08-28 | 2009-12-30 | 西安交通大学 | A graphic OSD controller integrated in video processing chip |
-
2010
- 2010-09-13 CN CN2010102867959A patent/CN101950277B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN101950277A (en) | 2011-01-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102584018B1 (en) | Apparatus, system and method for caching compressed data background | |
| US6954806B2 (en) | Data transfer apparatus and method | |
| US20150143045A1 (en) | Cache control apparatus and method | |
| US10042576B2 (en) | Method and apparatus for compressing addresses | |
| CN108496161A (en) | Data buffer storage device and control method, data processing chip, data processing system | |
| US8930631B2 (en) | Efficient management of computer memory using memory page associations and memory | |
| CN117312201B (en) | Data transmission method and device, accelerator equipment, host and storage medium | |
| US12149258B2 (en) | Methods and apparatus to write data to registers | |
| US20170091111A1 (en) | Configurable cache architecture | |
| KR20210134965A (en) | Data transmission apparatus, method and readable storage medium | |
| KR101121592B1 (en) | Processing apparatus with burst read write operations | |
| US20070226382A1 (en) | Method for improving direct memory access performance | |
| US9727476B2 (en) | 2-D gather instruction and a 2-D cache | |
| CN101950277B (en) | Data transmission method and device for micro control unit and data transmission system | |
| CN111181874B (en) | A message processing method, device and storage medium | |
| CN112764673B (en) | Hyperspectral linear array data storage rate optimization method, device and storage medium | |
| CN104731519B (en) | Cache memory management device and dynamic image system and method using the cache memory management device | |
| US20110283068A1 (en) | Memory access apparatus and method | |
| US20210026809A1 (en) | Data caching method and node based on hyper-converged infrastructure | |
| CN105138467B (en) | Data access device, method and magnetic resonance equipment | |
| KR20040067063A (en) | The low power consumption cache memory device of a digital signal processor and the control method of the cache memory device | |
| WO2017011021A1 (en) | Systems and methods facilitating reduced latency via stashing in systems on chips | |
| US20140317354A1 (en) | Electronic device, data caching system and method | |
| CN107807888B (en) | Data prefetching system and method for SOC architecture | |
| CN109284231B (en) | Memory access request processing method and device and memory controller |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20160729 Address after: 266100 Zhuzhou Road, Laoshan District, Shandong, No. 151, No. Patentee after: QINGDAO HISENSE ELECTRONICS Co.,Ltd. Address before: 266100 Zhuzhou Road, Laoshan District, Shandong, No. 151, No. Patentee before: HISENSE HIVIEW TECH Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 266100 Zhuzhou Road, Laoshan District, Shandong, No. 151, No. Patentee after: Hisense Visual Technology Co., Ltd. Address before: 266100 Zhuzhou Road, Laoshan District, Shandong, No. 151, No. Patentee before: QINGDAO HISENSE ELECTRONICS Co.,Ltd. |