CN101908357B - Correction circuit and method for data recovery - Google Patents
Correction circuit and method for data recovery Download PDFInfo
- Publication number
- CN101908357B CN101908357B CN2009101413405A CN200910141340A CN101908357B CN 101908357 B CN101908357 B CN 101908357B CN 2009101413405 A CN2009101413405 A CN 2009101413405A CN 200910141340 A CN200910141340 A CN 200910141340A CN 101908357 B CN101908357 B CN 101908357B
- Authority
- CN
- China
- Prior art keywords
- signal
- amplitude
- data
- period
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000011084 recovery Methods 0.000 title claims abstract description 27
- 238000000034 method Methods 0.000 title claims abstract description 25
- 238000012937 correction Methods 0.000 title claims abstract description 20
- 230000000737 periodic effect Effects 0.000 claims abstract description 43
- 238000001514 detection method Methods 0.000 claims abstract description 39
- 238000005520 cutting process Methods 0.000 claims description 12
- 238000005070 sampling Methods 0.000 claims description 5
- GNFTZDOKVXKIBK-UHFFFAOYSA-N 3-(2-methoxyethoxy)benzohydrazide Chemical compound COCCOC1=CC=CC(C(=O)NN)=C1 GNFTZDOKVXKIBK-UHFFFAOYSA-N 0.000 claims 1
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 claims 1
- 208000019300 CLIPPERS Diseases 0.000 description 10
- 208000021930 chronic lymphocytic inflammation with pontine perivascular enhancement responsive to steroids Diseases 0.000 description 10
- VEMKTZHHVJILDY-UHFFFAOYSA-N resmethrin Chemical compound CC1(C)C(C=C(C)C)C1C(=O)OCC1=COC(CC=2C=CC=CC=2)=C1 VEMKTZHHVJILDY-UHFFFAOYSA-N 0.000 description 9
- 238000010586 diagram Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 238000007476 Maximum Likelihood Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000032683 aging Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 239000000975 dye Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
- 230000001172 regenerating effect Effects 0.000 description 1
- 230000008929 regeneration Effects 0.000 description 1
- 238000011069 regeneration method Methods 0.000 description 1
- 238000000638 solvent extraction Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
A correction circuit and method for data recovery, the correction circuit includes an amplitude detection circuit, a period detection circuit and a compensation circuit. The amplitude detection circuit samples a plurality of amplitudes of the data signal based on the zero-crossing point signal and outputs an amplitude signal. The period detection circuit samples the clock signal according to the zero-crossing point signal and outputs a period signal. The compensation circuit receives the amplitude signal, the periodic signal and the data signal, adjusts the phase of the data signal by calculating the difference between the amplitude signal and the periodic signal and the standard signal, and outputs a calibration data signal. Therefore, the invention can correct the data signal in real time and can increase the identification rate of the data signal.
Description
Technical field
The present invention relates to correcting circuit and method that a kind of data are recovered, and be particularly related to a kind of correcting circuit and method that is applicable to the data recovery of optical memory system.
Background technology
General optical memory system, for example comprise CD (compact disks, CDs) or digital diversified CD (digital versatile disks; Laser CD such as DVDs); The use cd-rom drive (opticaldisc drive, ODD), the operating period of its storage data of regenerating; The disc drives chance is sent laser light in the laser light panel surface, and reads the signal that is reflected by the laser light panel surface.The signal that the laser light panel surface is read is radio frequency (radio frequency; RF) signal; Therefore comprising the non-linear channels, symbol intersymbol interference (the inter-symbol interference that have when defocusing; ISI), electrical delay, a large amount of surperficial scratches of producing back ejection formation aging or recording medium of dyestuff on the pit on the recording medium, recording medium etc., and cause identification bad, and read out distortion data.
In detail, will convert electric signal into from the light that the laser CD is reflected, and the form with binary bit is come regenerate electrical signals via signal Processing.Come regeneration RF signal according to mark that is recorded in all lengths on the laser CD or space, and phase place and the level that must accurately detect radiofrequency signal are to obtain reliable binary bit.
In order to recover the numerical data of original storage from distortion data, generally speaking, known PRML (partial response maximum likelihood) technology is a kind of main means.(partial response, PR) method correct level error is to form the numerical data that can carry out data manipulation on it in wherein partial response.By use maximum likelihood (maximum likelihood, ML) Viterbi of method (Viterbi) decoding mechanism is decoded as the numerical data of original storage with formed numerical data, and therefore its on a bit basis through error correction.The method can be in order to increasing the reliability of radiofrequency signal, but the method will increase difficulty in the design and the complexity that realizes this hardware, and the while is more expended many system resources.
Summary of the invention
In view of this; The correcting circuit that the present invention provides a kind of data to recover; Through the amplitude and the cycle of analysis data-signal, and, can revise this data-signal immediately with its comparison amplitude and the reference value in cycle; Can increase the recognition rate of data-signal, wherein this data-signal can be a radiofrequency signal through cutter (slicer).
The bearing calibration that the present invention provides a kind of data to recover through the amplitude and the cycle of analysis data-signal, and with its comparison amplitude and the reference value in cycle, can be revised this data-signal immediately, can increase the recognition rate of data-signal.
The present invention proposes the correcting circuit that a kind of data are recovered, and comprises amplitude detecting circuit, cycle detection circuit and compensating circuit.Amplitude detecting circuit receives data-signal and zero crossover point (zero-cross) signal, and takes a sample according to a plurality of amplitudes of zero crossover point data signal signal, and the output amplitude signal.The cycle detection circuit receives zero crossover point signal and clock signal, and based on zero crossover point signal clock signal is taken a sample, and the output periodic signal.Compensating circuit receives amplitude signal, periodic signal and data-signal, through calculating the difference of amplitude signal and periodic signal and standard signal, the phase place of adjustment data-signal, and output calibration data signal.
In an example embodiment of the present invention, above-mentioned compensating circuit comprises statistic unit and amending unit.Wherein, Statistic unit couples amplitude detecting circuit; And statistic unit is preset a standard signal; This standard signal comprises a plurality of amplitude reference values and a plurality of cycle reference value, in order to from these amplitude reference values, selecting the amplitude reference value the most close with amplitude signal, and interleaves and exports in these cycle reference values and the corresponding cycle reference value of this amplitude signal.Amending unit couples statistic unit and cycle detection circuit, and receiving cycle signal and cycle reference value use producing first compensating parameter, use the phase place of first compensating parameter adjustment data-signal, and output calibration data signal.
In an example embodiment of the present invention, above-mentioned amending unit comprises computing unit and phasing unit.Wherein, computing unit couples statistic unit and cycle detection circuit, in order to receiving cycle signal and cycle reference value, and the difference value of computation period signal and cycle reference value, difference value multiply by preset multiple, use producing first compensating parameter.Phasing unit couples computing unit, uses the zero-time and the concluding time of the first compensating parameter adjustment cycle signal, uses the phase place of adjustment data-signal, output calibration data signal.
In an example embodiment of the present invention, above-mentioned compensating circuit comprises statistic unit and amending unit.Wherein, Statistic unit couples the cycle detection circuit; And statistic unit is preset a standard signal; This standard signal comprises a plurality of amplitude reference values and a plurality of cycle reference value, in order to from these cycle reference values, selecting the cycle reference value the most close with periodic signal, exports in these amplitude reference values and the corresponding amplitude reference value of this periodic signal to interleave.Amending unit couples statistic unit and amplitude detecting circuit, receives amplitude signal and amplitude reference value, uses producing second compensating parameter, uses the phase place of second compensating parameter adjustment data-signal, and output calibration data signal.
In an example embodiment of the present invention, above-mentioned amending unit comprises computing unit and phasing unit.Wherein, computing unit couples statistic unit and amplitude detecting circuit, in order to reception amplitude signal and amplitude reference value, and the difference value of calculating amplitude signal and amplitude reference value, difference value multiply by preset multiple, use producing second compensating parameter.Phasing unit couples computing unit, uses the zero-time and the concluding time of the second compensating parameter adjustment cycle signal, uses the phase place of adjustment data-signal, output calibration data signal.
In an example embodiment of the present invention, the correcting circuit that above-mentioned data are recovered also comprises clipper circuit and phase-locked loop.Wherein, clipper circuit received RF signal and clipping level, according to clipping level cutting radiofrequency signal, and outputting data signals and zero crossover point signal.The phase-locked loop couples clipper circuit, receives and according to data-signal and clock signal.
In an example embodiment of the present invention, the correcting circuit that above-mentioned data are recovered also comprises the Bit String flow generator.The Bit String flow generator couples compensating circuit, exports after receiving the calibration data signal and converting the bit crossfire to.
The present invention proposes the bearing calibration that a kind of data are recovered.The method is taken a sample according to the amplitude of zero crossover point data signal signal, and obtains amplitude signal.In addition, based on zero crossover point signal-count clock signal, and obtain periodic signal.Then, through calculating the difference of amplitude signal and periodic signal and standard signal, adjust the phase place of data-signal and obtain the calibration data signal.
In an example embodiment of the present invention, the step of above-mentioned acquisition calibration data signal comprises provides standard signal, standard signal to comprise a plurality of amplitude reference values and a plurality of cycle reference value; From these amplitude reference values, select the amplitude reference value the most close with amplitude signal; Search or interleave out in these cycle reference values and the corresponding cycle reference value of amplitude signal according to selecteed this amplitude reference value.Then, computation period signal and the cycle reference value searching or interleave out to produce first compensating parameter, use the phase place of first compensating parameter adjustment data-signal then, with acquisition calibration data signal.
In an example embodiment of the present invention, the step of above-mentioned generation first compensating parameter comprises the difference value of computation period signal and the cycle reference value searching or interleave out, and difference value multiply by preset multiple to produce first compensating parameter.In an example embodiment of the present invention; The phase place of above-mentioned use first compensating parameter adjustment data-signal and the step that obtains the calibration data signal comprises: the zero-time and the concluding time of using the first compensating parameter adjustment cycle signal; Use the phase place of adjustment data-signal, obtain the calibration data signal.
In an example embodiment of the present invention, the step of above-mentioned acquisition calibration data signal comprises provides standard signal, standard signal to comprise a plurality of amplitude reference values and a plurality of cycle reference value; From these cycle reference values, select the cycle reference value the most close with periodic signal; Should the cycle reference value search or interleave out in these amplitude reference values and the corresponding amplitude reference value of periodic signal according to selecteed.Then, calculate amplitude signal and the amplitude reference value searching or interleave out, to produce second compensating parameter; And the phase place of using second compensating parameter adjustment data-signal, to obtain the calibration data signal.
In an example embodiment of the present invention, the step of above-mentioned generation second compensating parameter comprises the difference value of calculating amplitude signal and the amplitude reference value searching or interleave out; And difference value multiply by preset multiple, to produce second compensating parameter.In an example embodiment of the present invention; The phase place of above-mentioned use second compensating parameter adjustment data-signal comprises with the step that obtains the calibration data signal: the zero-time and the concluding time of using the second compensating parameter adjustment cycle signal; Use the phase place of adjustment data-signal, obtain the calibration data signal.
In an example embodiment of the present invention, the bearing calibration that above-mentioned data are recovered also comprises according to clipping level cutting radiofrequency signal, to obtain data-signal and zero crossover point signal.Then, according to the phase place of data-signal and clocking.
In an example embodiment of the present invention, the bearing calibration that above-mentioned data are recovered also comprises converting the calibration data-signal to the bit crossfire.
Based on above-mentioned, the present invention can be in order to increasing the reliability of radiofrequency signal, and increase the recognition rate of radiofrequency signal, in addition, also can reduce the influence that produces the distorted signal of phase place and amplitude etc. because of noise through the instant radiofrequency signal of revising.
For letting the above-mentioned feature and advantage of the present invention can be more obviously understandable, hereinafter is special lifts embodiment, and conjunction with figs. elaborates as follows.
Description of drawings
Fig. 1 is the calcspar according to the correcting circuit of a kind of data recovery of first example embodiment of the present invention.
Fig. 2 is the process flow diagram of the bearing calibration that recovers according to a kind of data that first example embodiment of the present invention is provided.
Fig. 3 is the calcspar according to the correcting circuit of a kind of data recovery of second example embodiment of the present invention.
Fig. 4 is the process flow diagram of the bearing calibration that recovers according to a kind of data that second example embodiment of the present invention is provided.
Fig. 5 is the oscillogram of the bearing calibration that recovers according to a kind of data that second example embodiment of the present invention is provided.
Fig. 6 is the calcspar according to the correcting circuit of a kind of data recovery of the 3rd example embodiment of the present invention.
Fig. 7 is the process flow diagram that a kind of bearing calibration of data recovery is provided according to the 3rd example embodiment of the present invention.
Fig. 8 is the oscillogram of the bearing calibration that recovers according to a kind of data that second example embodiment of the present invention is provided.
Fig. 9 is the calcspar according to the correcting circuit of a kind of data recovery of the 4th example embodiment of the present invention.
Figure 10 is the oscillogram of the bearing calibration that recovers according to a kind of data that the 4th example embodiment of the present invention is provided.
[main element symbol description]
100,300,600,900: the correcting circuit that data are recovered
110: amplitude detecting circuit
120: the cycle detection circuit
130: compensating circuit
330,630: compensating circuit
340,640: statistic unit
350,650: amending unit
351,651: computing unit
352,652: phasing unit
960: clipper circuit
970: the phase-locked loop
980: the Bit String flow generator
S21～S23, S41～S46, S71～S76: the step of the bearing calibration that data are recovered
A
k, A
K+1: maximum-amplitude signal
A
k', A
K+1': the amplitude reference value
W
k, W
K+1: periodic signal
W
k', W
K+1': the cycle reference value
Z
K-2, Z
K-1, Z
k, Z
K+1, Z
K+2: zero crossover point
D1: data-signal
Embodiment
In known optical memory system, the radiofrequency signal of using the calibration of PRML technology to be reflected by the laser light panel surface.Yet this practice also need adopt more mnemon, and area of chip is increased, and increases the cost of chip manufacturing.In addition, use the PRML technology will increase difficulty in the design and the complexity that realizes this hardware.
In view of this; In an embodiment of the present invention; When receiving data-signal, with reference to zero crossover point signal and clock signal, available amplitude detecting circuit and cycle detection circuit are obtained a plurality of amplitudes and a plurality of cycle of data-signal; Wherein, data-signal, zero crossover point signal and clock signal can be by radiofrequency signal through obtaining after partitioning circuitry and the phase-locked loop.Then can through comparison amplitude and cycle, adjust the phase place of above-mentioned data-signal between adjacent zero crossover point, calibrate above-mentioned data-signal according to this by compensating circuit.Because the data-signal after the calibration can reduce the phenomenon of distortion, and can increase the reliability of radiofrequency signal through the compensation of phase place, and the design of hardware can be too not complicated yet.Set forth embodiments of the invention in detail below with reference to accompanying drawing, the for example clear example embodiment of the present invention of accompanying drawing.In following explanation, for presenting consistency, so in various embodiment, if having function and the same or analogous element of structure to use components identical symbol and title to explanation of the present invention.
[first example embodiment]
Fig. 1 is the calcspar according to the correcting circuit of a kind of data recovery of first example embodiment of the present invention.With reference to Fig. 1, among this example embodiment, the correcting circuit 100 that data are recovered comprises amplitude detecting circuit 110, cycle detection circuit 120 and compensating circuit 130.Wherein, compensating circuit 130 couples amplitude detecting circuit 110 and cycle detection circuit 120.Below will introduce the detailed functions of above-mentioned each element.
Accept above-mentionedly, compensating circuit 130 receives amplitude signal and periodic signals, through the amplitude A of the k section in the m section amplitude signal
kAnd the cycle W of the k section in the periodic signal
k, calculate the amplitude A of above-mentioned k section
kWith cycle W
kThe difference of the two and standard signal, the phase place of adjustment data-signal D1, and output calibration data signal.Below cooperate flow chart to be described in more detail.
Please be simultaneously with reference to Fig. 1 and Fig. 2, Fig. 2 is the process flow diagram of the bearing calibration that recovers according to a kind of data that first example embodiment of the present invention is provided.At first, in step S21, amplitude detecting circuit 110 receives data-signal D1 and zero crossover point signal Z, and according to zero crossover point signal Z the amplitude of data-signal D1 is taken a sample, and the output amplitude signal.In step S22, cycle detection circuit 120 receives zero crossover point signal Z and clock signal PCLK, and according to zero crossover point signal Z clock signal PCLK is taken a sample, and the output periodic signal.In step S23, compensating circuit 130 receives amplitude signal, periodic signal and data-signal D1, through calculating the difference of amplitude signal and periodic signal and standard signal, the phase place of adjustment data-signal D1, and output calibration data signal.
In sum, this example embodiment can be in order to increasing the reliability of data-signal, and increase the recognition rate of data-signal, in addition, also can reduce the influence that produces the distorted signal of phase place and amplitude etc. because of noise through the instant data-signal of revising.
[second example embodiment]
Fig. 3 is the calcspar according to the correcting circuit of a kind of data recovery of second example embodiment of the present invention.Please with reference to Fig. 1 and Fig. 3, the key distinction of second example embodiment and first example embodiment is compensating circuit 330.
Specifically, in this example embodiment, the correcting circuit 300 that data are recovered comprises amplitude detecting circuit 110, cycle detection circuit 120 and compensating circuit 330.Wherein, compensating circuit 330 comprises statistic unit 340 and amending unit 350, and further, amending unit 350 comprises computing unit 351 and phasing unit 352.
At this, statistic unit 340 couples amplitude detecting circuit 110, and computing unit 351 couples statistic unit 340 and cycle detection circuit 120, and phasing unit 352 couples computing unit 351.Below will introduce the detailed functions of above-mentioned each element.
In the present embodiment, statistic unit 340 receives the amplitude signal A that amplitude detecting circuit 110 is exported
k, in order to from these amplitude reference values of standard signal, to select or to interleave out one and amplitude signal A
kCorresponding cycle reference value W
k'.Amending unit 350 receives above-mentioned cycle reference value W
k', more detailed, the computing unit 351 in the amending unit 350 receives above-mentioned cycle reference value W
k', and the periodic signal W of receiving cycle testing circuit 120 outputs
k, computation period signal W
kWith cycle reference value W
k' difference value, i.e. W
k-W
k'.Difference value multiply by preset multiple K, i.e. K (W
k-W
k'), use producing first compensating parameter.Zero-time and concluding time that phasing unit 352 uses the first compensating parameter adjustment cycle signal, use the phase place of adjusting data-signal D1, output calibration data signal.Below cooperate flow chart to be described in more detail.
Please be simultaneously with reference to Fig. 3 and Fig. 4, Fig. 4 is the process flow diagram of the bearing calibration that recovers according to a kind of data that second example embodiment of the present invention is provided.At first, in step S41, amplitude detecting circuit 110 receives data-signal D1 and zero crossover point signal Z, and according to zero crossover point signal Z the amplitude of data-signal D1 is taken a sample, and output amplitude signal A
kIn step S42, cycle detection circuit 120 receives zero crossover point signal Z and clock signal PCLK, and according to zero crossover point signal Z clock signal PCLK is taken a sample, and output periodic signal W
kIn step S43, statistic unit 340 preset standard signals, standard signal comprise a plurality of amplitude reference values and a plurality of cycle reference value.In step S44, statistic unit 340 is selected or is interleave out and amplitude signal A
kCorresponding cycle reference value W
k', export corresponding cycle reference value W
k'.In step S45, computing unit 351 receiving cycle signal W
kWith cycle reference value W
k', computation period signal W
kWith cycle reference value W
k' difference value, difference value multiply by preset multiple, use producing first compensating parameter.In step S46, zero-time and concluding time that phasing unit 352 uses the first compensating parameter adjustment cycle signal, use the phase place of adjusting data-signal D1, output calibration data signal.
For instance, Fig. 5 is the oscillogram of the bearing calibration that recovers according to a kind of data that second example embodiment of the present invention is provided.With reference to Fig. 3 and Fig. 5, amplitude detecting circuit 110 receives data-signal D1 and zero crossover point signal Z, and wherein, zero crossover point signal Z is a plurality of zero crossover point Z
K-2, Z
K-1, Z
k, Z
K+1And Z
K+2Crossfire.Amplitude detecting circuit 110 is according to zero crossover point signal Z can take a sample data-signal D1, wherein zero crossover point Z
kTo Z
K+1Between data-signal D1 be expressed as the data-signal D1 of k section, and the amplitude detecting circuit 110 peak swing A in the data-signal D1 of k section that can take a sample
kExport statistic unit 340 to.And statistic unit 340 is with reference to wherein preset standard signal, in order to select or to interleave out and amplitude signal A
kCorresponding cycle reference value W
k', statistic unit 340 is exported corresponding cycle reference value W then
k' to computing unit 351.
Accept above-mentioned, the cycle detection circuit 120 cycle W in the data-signal D1 of k section that can take a sample
k Export computing unit 351 to.And computing unit 351 receiving cycle signal W
kAnd cycle reference value W
k', computation period signal W
kWith cycle reference value W
k' error, use formula (1) to produce the first compensating parameter C1, wherein, formula (1) is represented as follows:
C1＝K
1*(W
k-W
k’) (1)
At this, K
1It is a weight parameter.Then, phasing unit 352 uses the first compensating parameter C1 to adjust the phase place among the data-signal D1 of k section.Simple principle is that with same-amplitude, if the cycle that the cycle reference value is measured is long, i.e. the cycle that expression is measured is shorter, can transfer length by way of compensation.For instance, shorter when the cycle of measuring, with the zero-time of the data-signal D1 of k section in advance; Wherein the first compensating parameter C1 can reduce phase error Δ 1 as the foundation of adjustment zero-time, and the concluding time of the data-signal D1 of k section is delayed; Wherein the first compensating parameter C1 can be as the foundation of adjustment concluding time; Reduce phase error Δ 2, that is to say, adjust the periodic signal W of the data-signal D1 of k section
k, make periodic signal W
kMore near cycle reference value W
k', reduce the phase error of the data-signal D1 of k section.In like manner can get, this example embodiment also can be adjusted the data-signal D1 of k+1 section, through peak swing A
K+1Contrast obtains cycle reference value W
K+1', computation period signal W
K+1With cycle reference value W
K+1' error, reduce phase error Δ 3 and phase error Δ 4, can reduce the error of the data-signal D1 of k+1 section.
Thus, through the periodic signal of each section among the adjustment data-signal D1, can increase the reliability of data-signal D1.
[the 3rd example embodiment]
Fig. 6 is the calcspar according to the correcting circuit of a kind of data recovery of the 3rd example embodiment of the present invention.Please with reference to Fig. 3 and Fig. 6, the key distinction of second example embodiment and the 3rd example embodiment is compensating circuit 630.
Specifically, in this example embodiment, the difference of second example embodiment and the 3rd example embodiment is that cycle detection circuit 120 couples statistic unit 640, and amplitude detecting circuit 110 couples amending unit 650.
In detail, statistic unit 640 is with reference to wherein preset standard signal, in order to select or to interleave out and periodic signal W
kCorresponding amplitude reference value A
k', export corresponding amplitude reference value A
k' to computing unit 651.Computing unit 651 receives above-mentioned amplitude reference value A
k', and receive the amplitude signal A that amplitude detecting circuit 120 is exported
k, calculate amplitude signal A
kWith amplitude reference value A
k' difference value, difference value multiply by preset multiple, use producing the second compensating parameter C2, export the second compensating parameter C2 to phasing unit 652.Then, phasing unit 652 uses the second compensating parameter C2 adjustment cycle signal W
kZero-time and concluding time, use the phase place of adjustment data-signal D1, output calibration data signal.Below cooperate flow chart to be described in more detail.
Fig. 7 is the process flow diagram of the bearing calibration that recovers according to a kind of data that the 3rd example embodiment of the present invention is provided.At first, in step S71, amplitude detecting circuit 110 receives data-signal D1 and zero crossover point signal Z, and according to zero crossover point signal Z the amplitude of data-signal D1 is taken a sample, and output amplitude signal A
kIn step S72, cycle detection circuit 120 receives zero crossover point signal Z and clock signal PCLK, and according to zero crossover point signal Z clock signal PCLK is taken a sample, and output periodic signal W
kIn step S73, statistic unit 640 preset standard signals, standard signal comprise a plurality of amplitude reference values and a plurality of cycle reference value.In step S74, statistic unit 640 is selected or is interleave out and periodic signal W
kCorresponding amplitude reference value A
k', so statistic unit 640 can be exported corresponding amplitude reference value A
k' to computing unit 651.In step S75, computing unit 651 receives amplitude signal A
kWith amplitude reference value A
k', calculate amplitude signal A
kWith amplitude reference value A
k' difference value, difference value multiply by preset multiple, use producing the second compensating parameter C2.In step S76, phasing unit 652 uses the second compensating parameter C2 adjustment cycle signal W
kZero-time and concluding time, use the phase place of adjustment data-signal D1, output calibration data signal.
Its simple principle is that with same period, if the amplitude that the amplitude reference value is measured is big, i.e. the amplitude that expression is measured is less, can transfer weak point by way of compensation.For instance, Fig. 8 is the oscillogram of the bearing calibration that recovers according to a kind of data that the 3rd example embodiment of the present invention is provided.With reference to Fig. 6 and Fig. 8, the cycle detection circuit 120 cycle W in the data-signal D1 of k section that can take a sample
kExport statistic unit 640 to, and statistic unit 640 is with reference to wherein preset standard signal, in order to select or to interleave out and periodic signal W
kCorresponding amplitude reference value A
k', export corresponding amplitude reference value A
k' to computing unit 651.Amplitude detecting circuit 110 receives data-signal D1 and zero crossover point signal Z, the peak swing A of sampling in the data-signal D1 of k section
kExport computing unit 651 to.
Accept above-mentionedly, computing unit 651 receives the peak swing A among the data-signal D1 of k sections
kAnd amplitude reference value A
k', calculate amplitude signal A
kWith amplitude reference value A
k' error, use formula (2) to produce the second compensating parameter C2, wherein, formula (2) is represented as follows:
C2＝K
2*(A
k-A
k’) (1)
At this, K
2It is a weight parameter.Then, use the second compensating parameter C2 to adjust the phase place among the data-signal D1 of k section, thus,, can increase the reliability of data-signal through the periodic signal of each section in the adjustment data-signal.
[the 4th example embodiment]
Fig. 9 is the calcspar according to the correcting circuit of a kind of data recovery of the 4th example embodiment of the present invention.Please with reference to Fig. 3 and Fig. 9, the key distinction of the 4th example embodiment and second example embodiment is clipper circuit 960, phase-locked loop 970 and Bit String flow generator 980.
Specifically; In this example embodiment; Please with reference to Fig. 9; The correcting circuit 900 that data are recovered also can comprise clipper circuit (slicer) 960, phase-locked loop (phase-locked loop, PLL) 970 and Bit String flow generator (bit stream generator) 980 except that the included circuit of above-mentioned Fig. 3.Wherein, clipper circuit 960 couples phase-locked loop 970, amplitude detecting circuit 110 and compensating circuit 330.Phase-locked loop 970 is coupled between clipper circuit 960 and the cycle detection circuit 120.Bit String flow generator 980 couples compensating circuit 330.
In detail; But clipper circuit 960 received RF signal RF and clipping levels; And according to clipping level cutting radiofrequency signal RF; Outputting data signals D1 to the phase-locked loop 970, amplitude detecting circuit 110 and compensating circuit 330, and output zero crossover point signal Z gives amplitude detecting circuit 110 and cycle detection circuit 120.Aforementioned radiofrequency signal RF is for example read by the read head of optical memory system and provides.Phase-locked loop 970 can receive and according to the phase place of data-signal D1 and clock signal PCLK to cycle detection circuit 120.Bit String flow generator 980 is exported after can receiving the calibration data signal of compensating circuit 330 and converting the bit crossfire to.
For instance, Figure 10 is the oscillogram of the bearing calibration that recovers according to a kind of data that the 4th example embodiment of the present invention is provided.But clipper circuit 960 received RF signal RF and clipping levels, and use clipping level cutting radiofrequency signal RF, at this, the radiofrequency signal of cutting is above-mentioned data-signal D1.Phase-locked loop 970 can receive the phase place of above-mentioned data-signal D1, and clock signal PCLK is to cycle detection circuit 120.In Figure 10, the two phase difference of the clock signal PCLK of phase-locked loop 970 output and the zero crossover point of radiofrequency signal RF is then with φ
eExpression.Work as φ
eFor on the occasion of the time represent the leading clock signal PCLK of zero crossover point of radiofrequency signal RF, and work as φ
eThe zero crossover point of representing radiofrequency signal RF during for negative value falls behind clock signal PCLK.Wherein, φ
eBe for example and without limitation to zero crossover point of selecting radiofrequency signal RF and the smaller in adjacent two clock signal PCLK phase error absolute values, this phase error absolute value less the time while at hour also be the snap point in bit signal cycle.CLK representes system clock; LVL is illustrated in the prechiasmal radio frequency level of null value (expression radiofrequency signal RF is high level or low level); TCLK representes a null value crossbar signal; Periodic signal W is illustrated in null value prechiasmal rf period (representing that its Cycle Length is several T, for example 3T or 2T), and amplitude signal A is illustrated in the prechiasmal radio frequency amplitude of null value.
In addition, amplitude detecting circuit 110 sampling is at data-signal D1 one section peak swing A wherein
k, output amplitude signal A
kTo statistic unit 340, produce the cycle reference value W of a correspondence
k' export computing unit 351 to.And cycle detection circuit 120 sampling is at data-signal D1 one section cycle W wherein
k, output periodic signal W
kTo computing unit 351.Computing unit 351 receiving cycle signal W
kWith cycle reference value W
k', computation period signal W
kDifference value W with the cycle reference value
k', difference value multiply by preset multiple, use producing the first compensating parameter C1.Phasing unit 352 uses the first compensating parameter C1 adjustment cycle signal W
kZero-time and concluding time, use the phase place of adjustment data-signal D1, output calibration data signal.Export after can converting the calibration data-signal to the bit crossfire through Bit String flow generator 980 at last.This bit crossfire can be as the usefulness of follow-up data processing, and only when follow-up data processing can be used the data layout of calibration data signal, 980 of this Bit String flow generator can be omitted.
In sum, the present invention adjusts the phase place of above-mentioned data-signal between adjacent zero crossover point immediately through the amplitude and the cycle of comparison amplitude and cycle and standard signal, calibrates above-mentioned data-signal according to this.Because the data-signal after the calibration is through the compensation of phase place; Reduce the phenomenon of distortion; Therefore can be in order to increasing the reliability of data-signal, and increase the recognition rate of data-signal, in addition; Also can reduce the influence that produces the distorted signal of phase place and amplitude etc. because of noise through the instant data-signal of revising.
Though the present invention with embodiment openly as above; Right its is not that those skilled in the art are not breaking away from the spirit and scope of the present invention in order to qualification the present invention; When doing a little change and retouching, so protection scope of the present invention is as the criterion when looking the appended claims person of defining.
Claims (16)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101413405A CN101908357B (en) | 2009-06-02 | 2009-06-02 | Correction circuit and method for data recovery |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101413405A CN101908357B (en) | 2009-06-02 | 2009-06-02 | Correction circuit and method for data recovery |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101908357A CN101908357A (en) | 2010-12-08 |
| CN101908357B true CN101908357B (en) | 2012-05-23 |
Family
ID=43263794
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009101413405A Expired - Fee Related CN101908357B (en) | 2009-06-02 | 2009-06-02 | Correction circuit and method for data recovery |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101908357B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108809072B (en) * | 2017-04-26 | 2020-10-30 | 泰达电子股份有限公司 | Phase compensation method suitable for power factor correction circuit |
| CN112532239B (en) * | 2020-11-24 | 2024-01-02 | 珠海泰芯半导体有限公司 | USB data recovery system |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1838295A (en) * | 2005-02-04 | 2006-09-27 | 松下电器产业株式会社 | CD playback device |
| CN101189667A (en) * | 2005-06-01 | 2008-05-28 | 松下电器产业株式会社 | Phase error detection device |
-
2009
- 2009-06-02 CN CN2009101413405A patent/CN101908357B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1838295A (en) * | 2005-02-04 | 2006-09-27 | 松下电器产业株式会社 | CD playback device |
| CN101189667A (en) * | 2005-06-01 | 2008-05-28 | 松下电器产业株式会社 | Phase error detection device |
Non-Patent Citations (1)
| Title |
|---|
| JP特开平8-335878A 1996.12.17 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101908357A (en) | 2010-12-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6834035B1 (en) | Digital reproduced signal processing device | |
| JP4156595B2 (en) | Frequency control apparatus, frequency control method, control program, information reproducing apparatus, and information reproducing method | |
| US20060208766A1 (en) | Jitter detection apparatus | |
| CN101485092A (en) | Phase detection apparatus and method, phase locked loop circuit and control method thereof, and signal reproducing apparatus and method | |
| US7136440B2 (en) | Timing recovery for data sampling of a detector | |
| JP3972868B2 (en) | Digital PLL device | |
| CN101908357B (en) | Correction circuit and method for data recovery | |
| JP4172406B2 (en) | Playback device | |
| US6781938B2 (en) | Expected value generation unit and a data reproduction apparatus | |
| JP3395734B2 (en) | Playback device | |
| JP4556197B2 (en) | Playback device | |
| CN100405498C (en) | Method and apparatus for detecting SYNC mark in a disk drive | |
| JP2001250341A (en) | Asymmetry detecting device, jitter detecting device and recording and reproducing device | |
| US6255876B1 (en) | Simple glitchless phase selection method for multiplexing the phase interpolated clocks | |
| JP4630334B2 (en) | Timing extraction device and video display device | |
| JP4701240B2 (en) | DC control coding for optical storage systems | |
| US8004443B2 (en) | Information readout apparatus and information reproducing method | |
| CN1330096C (en) | Method and device for restandardization of Viterbi detector state metrology | |
| TWI390506B (en) | Calibration device for data recovery device and method thereof | |
| CN101930771B (en) | Data recovery device and method | |
| CN100411046C (en) | Synchronous signal detecting method and device for optical disc | |
| JPH0869672A (en) | Data processing device | |
| US7746749B2 (en) | Look-ahead maximum-likelihood data detector for optical disk drives | |
| JP2001332033A (en) | Phase comparator and synchronization signal generation circuit using the same | |
| JP2002025201A (en) | Recording and playback device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120523 Termination date: 20140602 |