[go: up one dir, main page]

CN101859839A - LED chip - Google Patents

LED chip Download PDF

Info

Publication number
CN101859839A
CN101859839A CN200910131545A CN200910131545A CN101859839A CN 101859839 A CN101859839 A CN 101859839A CN 200910131545 A CN200910131545 A CN 200910131545A CN 200910131545 A CN200910131545 A CN 200910131545A CN 101859839 A CN101859839 A CN 101859839A
Authority
CN
China
Prior art keywords
layer
material layer
based material
type
light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN200910131545A
Other languages
Chinese (zh)
Inventor
武良文
简奉任
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canyang Investment Co ltd
Original Assignee
Canyang Investment Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canyang Investment Co ltd filed Critical Canyang Investment Co ltd
Priority to CN200910131545A priority Critical patent/CN101859839A/en
Publication of CN101859839A publication Critical patent/CN101859839A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Led Devices (AREA)

Abstract

The invention discloses a light emitting diode chip which mainly comprises a substrate, a first type doped semiconductor layer, a second type doped semiconductor layer, a light emitting layer, at least one indium-doped aluminum gallium nitride material layer and at least one tunneling junction layer. The first type doped semiconductor layer is arranged on the substrate, and the light emitting layer is arranged between the first type doped semiconductor layer and the second type doped semiconductor layer. The indium-doped aluminum gallium nitride material layer is arranged on at least one surface of the light-emitting layer, and the tunneling junction layer is arranged between the indium-doped aluminum gallium nitride material layer and the first type doped semiconductor layer and/or between the indium-doped aluminum gallium nitride material layer and the second type doped semiconductor layer, wherein the indium-doped aluminum gallium nitride material layer and the tunneling junction layer are positioned on the same side of the light-emitting layer. The light-emitting diode has lower operating voltage, flatter surface and lower leakage current, and effectively improves the quality of the light-emitting diode chip.

Description

发光二极管芯片 LED chip

技术领域technical field

本发明涉及一种半导体元件,特别是涉及一种发光二极管(Light Emitting Diode,LED)芯片。The invention relates to a semiconductor element, in particular to a light emitting diode (Light Emitting Diode, LED) chip.

背景技术Background technique

发光二极管属于半导体元件,其发光芯片的材料一般可使用III-V族化学元素,如:磷化镓(GaP、)、砷化镓(GaAs)、氮化镓(GaN)等化合物半导体。利用对上述这些化合物半导体施加电流,透过电子空穴对的结合,可将电能转为光能,而以光波的形态释出,达到发光的效果。由于发光二极管的发光现象是属于冷性发光,而非通过加热发光,因此发光二极管的寿命可长达十万小时以上,且无须暖灯时间(idling time)。此外,发光二极管具有反应速度快(约为10-9秒)、体积小、用电省、污染低(不含水银)、可靠度高、适合量产等优点,因此其所能应用的领域十分广泛,如扫描仪的灯源、液晶屏幕的背光源、户外显示广告牌或是车用照明设备等。Light-emitting diodes are semiconductor components, and the material of the light-emitting chip can generally use III-V chemical elements, such as compound semiconductors such as gallium phosphide (GaP,), gallium arsenide (GaAs), and gallium nitride (GaN). By applying current to the above-mentioned compound semiconductors, through the combination of electron-hole pairs, electrical energy can be converted into light energy, and released in the form of light waves to achieve the effect of light emission. Since the light emitting phenomenon of the light emitting diode belongs to cold light, rather than through heating, the life of the light emitting diode can be as long as more than 100,000 hours, and there is no need for idling time. In addition, light-emitting diodes have the advantages of fast response (about 10 -9 seconds), small size, low power consumption, low pollution (mercury-free), high reliability, and suitable for mass production. Wide range, such as the light source of the scanner, the backlight of the LCD screen, the outdoor display billboard or the lighting equipment for the car, etc.

公知的发光二极管主要是由发光层、n型掺杂半导体层及p型掺杂半导体层所组成,其中n型掺杂半导体层及p型掺杂半导体层分别设置于发光层的两侧。一般而言,由于前述各层材质之间会有晶格不匹配(lattice mismatch)的现象,这会造成在外延(epitaxy)的过程中产生较大的应力(stress)而降低外延质量。此外,由于p型掺杂半导体层具有较高的电阻值,使得在p型掺杂半导体层与发光层的接合处会具有较大的压降,因此需要较高的操作电压才能操作发光二极管。The known light-emitting diode is mainly composed of a light-emitting layer, an n-type doped semiconductor layer and a p-type doped semiconductor layer, wherein the n-type doped semiconductor layer and the p-type doped semiconductor layer are respectively disposed on both sides of the light-emitting layer. Generally speaking, due to the phenomenon of lattice mismatch between the materials of the above-mentioned layers, this will cause relatively large stress during the epitaxy process and reduce the quality of the epitaxy. In addition, due to the high resistance of the p-type doped semiconductor layer, there will be a large voltage drop at the joint between the p-type doped semiconductor layer and the light-emitting layer, so a high operating voltage is required to operate the light-emitting diode.

发明内容Contents of the invention

本发明所要解决的技术问题之一是提供一种发光二极管芯片,其具有较低的操作电压及较平坦的表面,以解决上述情况。One of the technical problems to be solved by the present invention is to provide a light emitting diode chip, which has a lower operating voltage and a flatter surface, so as to solve the above problems.

本发明所要解决的技术问题之二是提供一种发光二极管芯片,其具有较低的漏电流。The second technical problem to be solved by the present invention is to provide a light emitting diode chip with lower leakage current.

为解决上述技术问题,本发明的一种发光二极管芯片,其包括基板、第一型掺杂半导体层、第二型掺杂半导体层、发光层、至少一掺杂铟掺质的氮化铝镓系材料层(In doped AlxGa1-xN based material layer,0≤x<1)、至少一穿隧接合层(tunneling junction layer)、第一电极及第二电极。第一型掺杂半导体层设置于基板上,而第二型掺杂半导体层设置于第一型掺杂半导体层上方,且发光层设置于第一型掺杂半导体层与第二型掺杂半导体层之间。掺杂铟掺质的氮化铝镓系材料层设置于发光层的至少其中一表面上,且穿隧接合层设置于掺杂铟掺质的氮化铝镓系材料层与第一型掺杂半导体层之间及/或掺杂铟掺质的氮化铝镓系材料层与第二型掺杂半导体层之间,其中掺杂铟掺质的氮化铝镓系材料层与穿隧接合层是位于发光层的同一侧。第一电极设置于第一型掺杂半导体层上,且第二电极设置于第二型掺杂半导体层上。In order to solve the above-mentioned technical problems, a light-emitting diode chip of the present invention includes a substrate, a first-type doped semiconductor layer, a second-type doped semiconductor layer, a light-emitting layer, and at least one aluminum gallium nitride doped with an indium dopant A material layer (Indoped Al x Ga 1-x N based material layer, 0≤x<1), at least one tunneling junction layer, a first electrode and a second electrode. The first type doped semiconductor layer is disposed on the substrate, the second type doped semiconductor layer is disposed above the first type doped semiconductor layer, and the light emitting layer is disposed between the first type doped semiconductor layer and the second type doped semiconductor layer between layers. The aluminum gallium nitride-based material layer doped with indium dopant is arranged on at least one surface of the light-emitting layer, and the tunnel junction layer is arranged on the aluminum gallium nitride-based material layer doped with indium dopant and the first type doped Between the semiconductor layers and/or between the indium-doped aluminum gallium nitride-based material layer and the second-type doped semiconductor layer, wherein the indium-doped aluminum gallium nitride-based material layer and the tunnel junction layer are located on the same side of the luminescent layer. The first electrode is disposed on the first-type doped semiconductor layer, and the second electrode is disposed on the second-type doped semiconductor layer.

此外,本发明另提出一种发光二极管芯片,其包括基板、第一型掺杂半导体层、第二型掺杂半导体层、发光层、至少一未掺杂的氮化铝镓系材料层(undoped AlxGa1-xN based material layer,0≤x<1)、至少一穿隧接合层、第一电极及第二电极。第一型掺杂半导体层设置于基板上,而第二型掺杂半导体层设置于第一型掺杂半导体层上方,且发光层设置于第一型掺杂半导体层与第二型掺杂半导体层之间。未掺杂的氮化铝镓系材料层设置于发光层的至少其中一表面上,且穿隧接合层设置于未掺杂的氮化铝镓系材料层与第一型掺杂半导体层之间及/或未掺杂的氮化铝镓系材料层与第二型掺杂半导体层之间,其中未掺杂的氮化铝镓系材料层与穿隧接合层是位于发光层的同一侧。第一电极设置于第一型掺杂半导体层上,且第二电极设置于第二型掺杂半导体层上。In addition, the present invention further proposes a light-emitting diode chip, which includes a substrate, a first-type doped semiconductor layer, a second-type doped semiconductor layer, a light-emitting layer, and at least one undoped aluminum gallium nitride-based material layer (undoped AlxGa1 -xN based material layer, 0≤x<1), at least one tunnel junction layer, a first electrode and a second electrode. The first type doped semiconductor layer is disposed on the substrate, the second type doped semiconductor layer is disposed above the first type doped semiconductor layer, and the light emitting layer is disposed between the first type doped semiconductor layer and the second type doped semiconductor layer between layers. The undoped AlGaN-based material layer is disposed on at least one surface of the light-emitting layer, and the tunnel junction layer is disposed between the undoped AlGaN-based material layer and the first-type doped semiconductor layer And/or between the undoped AlGaN-based material layer and the second-type doped semiconductor layer, wherein the undoped AlGaN-based material layer and the tunnel junction layer are located on the same side of the light-emitting layer. The first electrode is disposed on the first-type doped semiconductor layer, and the second electrode is disposed on the second-type doped semiconductor layer.

所述穿隧接合层的能隙宽度可以大于发光层的能隙宽度。An energy gap width of the tunnel junction layer may be greater than an energy gap width of the light emitting layer.

所述穿隧接合层包括第一型氮化铝镓系材料层及第二型氮化铝镓系材料层,其中第二型氮化铝镓系材料层设置于第一型氮化铝镓系材料层的其中一表面上。The tunnel bonding layer includes a first-type aluminum gallium nitride-based material layer and a second-type aluminum gallium nitride-based material layer, wherein the second-type aluminum gallium nitride-based material layer is arranged on the first-type aluminum gallium nitride-based material layer on one surface of the material layer.

所述第一型氮化铝镓系材料层可以具有硅掺质、铟掺质或其组合,且第二型氮化铝镓系材料层可以具有镁掺质、铟掺质或其组合。The first-type AlGaN-based material layer may have silicon dopant, indium dopant or a combination thereof, and the second-type AlGaN-based material layer may have magnesium dopant, indium dopant or a combination thereof.

所述掺杂铟掺质的氮化铝镓系材料层/未掺杂的氮化铝镓系材料层设置于发光层的上表面上,且第二型氮化铝镓系材料层设置于掺杂铟掺质的氮化铝镓系材料层/未掺杂的氮化铝镓系材料层与第一型氮化铝镓系材料层之间。The aluminum gallium nitride-based material layer/undoped aluminum gallium nitride-based material layer doped with indium dopant is arranged on the upper surface of the light-emitting layer, and the second-type aluminum gallium nitride-based material layer is arranged on the doped aluminum gallium nitride-based material layer. Between the indium-doped AlGaN-based material layer/undoped AlGaN-based material layer and the first-type AlGaN-based material layer.

所述掺杂铟掺质的氮化铝镓系材料层/未掺杂的氮化铝镓系材料层设置于发光层的下表面上,且第一型氮化铝镓系材料层设置于掺杂铟掺质的氮化铝镓系材料层/未掺杂的氮化铝镓系材料层与第二型氮化铝镓系材料层之间。The aluminum gallium nitride-based material layer/undoped aluminum gallium nitride-based material layer doped with indium dopant is arranged on the lower surface of the light-emitting layer, and the first-type aluminum gallium nitride-based material layer is arranged on the doped aluminum gallium nitride-based material layer. Between the indium-doped AlGaN-based material layer/undoped AlGaN-based material layer and the second-type AlGaN-based material layer.

另外,所述第一型氮化铝镓系材料层也可以具有镁掺质、铟掺质或其组合,且第二型氮化铝镓系材料层可以具有硅掺质、铟掺质或其组合。所述掺杂铟掺质的氮化铝镓系材料层/未掺杂的氮化铝镓系材料层设置于发光层的上表面上,且第二型氮化铝镓系材料层设置于掺杂铟掺质的氮化铝镓系材料层/未掺杂的氮化铝镓系材料层与第一型氮化铝镓系材料层之间。所述掺杂铟掺质的氮化铝镓系材料层/未掺杂的氮化铝镓系材料层设置于发光层的下表面上,而第一型氮化铝镓系材料层设置于掺杂铟掺质的氮化铝镓系材料层/未掺杂的氮化铝镓系材料层与第二型氮化铝镓系材料层之间。In addition, the first-type aluminum gallium nitride-based material layer may also have magnesium dopant, indium dopant, or a combination thereof, and the second-type aluminum gallium nitride-based material layer may have silicon dopant, indium dopant, or a combination thereof. combination. The aluminum gallium nitride-based material layer/undoped aluminum gallium nitride-based material layer doped with indium dopant is arranged on the upper surface of the light-emitting layer, and the second-type aluminum gallium nitride-based material layer is arranged on the doped aluminum gallium nitride-based material layer. Between the indium-doped AlGaN-based material layer/undoped AlGaN-based material layer and the first-type AlGaN-based material layer. The aluminum gallium nitride-based material layer/undoped aluminum gallium nitride-based material layer doped with indium dopant is arranged on the lower surface of the light-emitting layer, and the first-type aluminum gallium nitride-based material layer is arranged on the doped Between the indium-doped AlGaN-based material layer/undoped AlGaN-based material layer and the second-type AlGaN-based material layer.

所述第一型掺杂半导体层包括缓冲层(buffer layer)、结晶层(nucleation layer)及第一型接触层。缓冲层设置于基板上,而结晶层设置于缓冲层上,且第一型接触层设置于结晶层上。The first-type doped semiconductor layer includes a buffer layer, a nucleation layer and a first-type contact layer. The buffer layer is disposed on the substrate, the crystal layer is disposed on the buffer layer, and the first type contact layer is disposed on the crystal layer.

所述第二型掺杂半导体层包括第二型接触层。The second-type doped semiconductor layer includes a second-type contact layer.

综合上述,由于穿隧接合层可以有效降低第一/第二型掺杂半导体层与发光层之间的压降,因此本发明的发光二极管具有较低的操作电压。此外,掺杂铟掺质的氮化铝镓系材料层可使发光二极管芯片具有较平坦的表面,而未掺杂的氮化铝镓系材料层可使发光二极管芯片具有较低的漏电流。因此,上述的优良特性均有效提高本发明的发光二极管芯片的质量。In summary, since the tunnel junction layer can effectively reduce the voltage drop between the first/second type doped semiconductor layer and the light-emitting layer, the light-emitting diode of the present invention has a lower operating voltage. In addition, the AlGaN-based material layer doped with indium dopant can make the light-emitting diode chip have a flatter surface, while the undoped AlGaN-based material layer can make the light-emitting diode chip have a lower leakage current. Therefore, the above-mentioned excellent characteristics can effectively improve the quality of the LED chip of the present invention.

附图说明Description of drawings

下面结合附图与具体实施方式对本发明作进一步详细的说明:Below in conjunction with accompanying drawing and specific embodiment the present invention is described in further detail:

图1是依照本发明的实施例1的发光二极管芯片的剖面示意图;1 is a schematic cross-sectional view of a light emitting diode chip according to Embodiment 1 of the present invention;

图2是依照本发明的实施例2的发光二极管芯片的剖面示意图;2 is a schematic cross-sectional view of a light emitting diode chip according to Embodiment 2 of the present invention;

图3是依照本发明的实施例3的发光二极管芯片的剖面示意图;3 is a schematic cross-sectional view of a light emitting diode chip according to Embodiment 3 of the present invention;

图4是依照本发明的实施例4的发光二极管芯片的剖面示意图。FIG. 4 is a schematic cross-sectional view of an LED chip according to Embodiment 4 of the present invention.

图中附图标记说明:Explanation of the reference signs in the figure:

100、200、300、400为发光二极管芯片,      110为基板,100, 200, 300, 400 are LED chips, 110 is the substrate,

120为第一型掺杂半导体层,122为缓冲层,    124为结晶层,120 is a first-type doped semiconductor layer, 122 is a buffer layer, 124 is a crystal layer,

126为第一型接触层,      130为第二型掺杂半导体层,126 is the first type contact layer, 130 is the second type doped semiconductor layer,

132为第二型接触层,      140为发光层,132 is the second type contact layer, 140 is the light emitting layer,

150、250为掺杂铟掺质的氮化铝镓系材料层,150 and 250 are aluminum gallium nitride-based material layers doped with indium dopant,

160、260、360、460为穿隧接合层,160, 260, 360, 460 are tunnel bonding layers,

162、262、362、462为第一型氮化铝镓系材料层,162, 262, 362, 462 are first-type aluminum gallium nitride-based material layers,

164、264、364、464为第二型氮化铝镓系材料层,164, 264, 364, 464 are second-type aluminum gallium nitride-based material layers,

170为第一电极,          180为第二电极。170 is the first electrode, 180 is the second electrode.

具体实施方式Detailed ways

实施例1Example 1

图1为依照本发明的实施例1的发光二极管芯片的剖面示意图。参照图1,本发明的发光二极管芯片100包括基板110、第一型掺杂半导体层120、第二型掺杂半导体层130、发光层140、掺杂铟掺质的氮化铝镓系材料层(In doped AlxGa1-xN based material layer,0≤x<1)150、穿隧接合层(tunneling junction layer)160、第一电极170及第二电极180。第一型掺杂半导体层120设置于基板110上,而第二型掺杂半导体层130设置于第一型掺杂半导体层120上方,且发光层140设置于第一型掺杂半导体层120与第二型掺杂半导体层130之间。此外,第一电极170设置于第一型掺杂半导体层120上,且第二电极180设置于第二型掺杂半导体层130上。当由第一电极170及第二电极180通以顺向电流时,电子及空穴会分别经由第一型掺杂半导体层120及第二型掺杂半导体层130传递至发光层140中结合,并以光波的形态释放能量而达到发光的效果。FIG. 1 is a schematic cross-sectional view of an LED chip according to Embodiment 1 of the present invention. Referring to FIG. 1 , the LED chip 100 of the present invention includes a substrate 110, a first-type doped semiconductor layer 120, a second-type doped semiconductor layer 130, a light-emitting layer 140, and an aluminum gallium nitride-based material layer doped with indium dopant. (In doped Al x Ga 1-x N based material layer, 0≦x<1) 150 , a tunneling junction layer 160 , a first electrode 170 and a second electrode 180 . The first type doped semiconductor layer 120 is disposed on the substrate 110, the second type doped semiconductor layer 130 is disposed above the first type doped semiconductor layer 120, and the light emitting layer 140 is disposed between the first type doped semiconductor layer 120 and the first type doped semiconductor layer 120. Between the second type doped semiconductor layers 130 . In addition, the first electrode 170 is disposed on the first-type doped semiconductor layer 120 , and the second electrode 180 is disposed on the second-type doped semiconductor layer 130 . When the forward current is passed through the first electrode 170 and the second electrode 180, the electrons and holes will be transferred to the light-emitting layer 140 through the first-type doped semiconductor layer 120 and the second-type doped semiconductor layer 130 to combine, And release energy in the form of light waves to achieve the effect of light.

在本实施例中,掺杂铟掺质的氮化铝镓系材料层150设置于发光层140的上表面上。由于本发明设置掺杂铟掺质的氮化铝镓系材料层150以减缓第二型掺杂半导体层130与发光层140材质之间晶格不匹配的现象,可降低发光二极管芯片100在外延时产生的应力。同时,由于铟掺质具有较佳的表面迁移能(surface migration capability),因此,发光二极管芯片100可形成较平坦的表面。详细而言,由于铟原子的原子半径大于镓原子的原子半径,故铟掺质可以降低氮元素的空乏密度(vacancy density),以使在外延的过程中提高V/III的比例,并改善发光二极管芯片100中的差排缺陷。In this embodiment, the AlGaN-based material layer 150 doped with indium dopant is disposed on the upper surface of the light emitting layer 140 . Since the present invention sets the aluminum gallium nitride-based material layer 150 doped with indium dopant to slow down the phenomenon of lattice mismatch between the second-type doped semiconductor layer 130 and the material of the light-emitting layer 140, it can reduce the cost of the light-emitting diode chip 100 during epitaxy. stress generated when. At the same time, since the indium dopant has better surface migration capability, the light emitting diode chip 100 can form a flatter surface. In detail, since the atomic radius of the indium atom is greater than that of the gallium atom, the indium dopant can reduce the vacancy density of the nitrogen element, so that the ratio of V/III can be increased during the epitaxy process, and the luminescence can be improved. Dislocation defects in diode chip 100 .

再参照图1,在本实施例中,穿隧接合层160设置于掺杂铟掺质的氮化铝镓系材料层150与第二型掺杂半导体层130之间,如此可降低第二型掺杂半导体层130与发光层140之间的压降,因而本发明的发光二极管芯片100具有较低的操作电压。此外,当穿隧接合层160的能隙宽度大于发光层140的能隙宽度时,发光二极管芯片100具有较佳的发光特性。Referring to FIG. 1 again, in this embodiment, the tunnel junction layer 160 is disposed between the aluminum gallium nitride-based material layer 150 doped with indium dopant and the second-type doped semiconductor layer 130, so that the second-type doped semiconductor layer 130 can be reduced. The voltage drop between the doped semiconductor layer 130 and the light-emitting layer 140 , so the light-emitting diode chip 100 of the present invention has a lower operating voltage. In addition, when the energy gap width of the tunnel bonding layer 160 is greater than the energy gap width of the light emitting layer 140 , the light emitting diode chip 100 has better light emitting characteristics.

承上所述,穿隧接合层160包括第一型氮化铝镓系(AlxGa1-xN,0≤x<1)材料层162及第二型氮化铝镓系(AlxGa1-xN,0≤x<1)材料层164。在本实施例中,第二型氮化铝镓系材料层164设置于掺杂铟掺质的氮化铝镓系材料层150与第一型氮化铝镓系材料层162之间。此外,第一型氮化铝镓系材料层162可为n型氮化铝镓系材料层,且第二型氮化铝镓系材料层164可为p型氮化铝镓系材料层(如此,第一型掺杂半导体层120及第二型掺杂半导体层130则分别为n型氮化铝镓系材料层及p型氮化铝镓系材料层)。As mentioned above, the tunnel junction layer 160 includes a first-type aluminum gallium nitride-based (Al x Ga 1-x N, 0≤x<1) material layer 162 and a second-type aluminum gallium nitride-based (Al x Ga 1−x N, 0≦x<1) material layer 164 . In this embodiment, the second-type AlGaN-based material layer 164 is disposed between the In-doped AlGaN-based material layer 150 and the first-type AlGaN-based material layer 162 . In addition, the first-type AlGaN-based material layer 162 can be an n-type AlGaN-based material layer, and the second-type AlGaN-based material layer 164 can be a p-type AlGaN-based material layer (such , the first-type doped semiconductor layer 120 and the second-type doped semiconductor layer 130 are respectively an n-type AlGaN-based material layer and a p-type AlGaN-based material layer).

为进一步降低发光二极管芯片100的操作电压,本发明可掺杂硅掺质、铟掺质或其组合于第一型氮化铝镓系材料层162中,亦可掺杂镁掺质、铟掺质或其组合于第二型氮化铝镓系材料层164中。值得注意的是,特别是当同时掺杂硅掺质及铟掺质于第一型氮化铝镓系材料层162中时,且同时掺杂镁掺质及铟掺质于第二型氮化铝镓系材料层164中时,发光二极管芯片100可具有更低的操作电压。In order to further reduce the operating voltage of the light-emitting diode chip 100, the present invention can dope silicon dopant, indium dopant or a combination thereof in the first-type AlGaN-based material layer 162, and can also dope magnesium dopant, indium dopant substance or its combination in the second-type AlGaN-based material layer 164 . It should be noted that, especially when silicon dopant and indium dopant are simultaneously doped in the first-type AlGaN-based material layer 162, and magnesium dopant and indium dopant are simultaneously doped in the second-type AlGaN-based material layer 162. When the AlGa-based material layer 164 is formed, the LED chip 100 can have a lower operating voltage.

此外,上述中的掺杂铟掺质的氮化铝镓系材料层150、第一型氮化铝镓系材料层162及第二型氮化铝镓系材料层164例如是以金属有机化学气相沉积法(Metal Organic Chemical Vapor Deposition,MOCVD)形成,而其较佳的厚度是介于0.5nm~20nm之间,且其较佳的成长温度是介于800℃~1200℃之间。In addition, the AlGaN-based material layer 150 doped with indium dopant, the first-type AlGaN-based material layer 162 and the second-type AlGaN-based material layer 164 are, for example, metal-organic chemical vapor phase Deposition method (Metal Organic Chemical Vapor Deposition, MOCVD), and its preferred thickness is between 0.5nm-20nm, and its preferred growth temperature is between 800°C-1200°C.

以下将分段叙述发光二极管芯片100的基板及各薄膜层的材质及结构。The materials and structures of the substrate and each thin film layer of the LED chip 100 will be described in sections below.

基板110的材质包括氧化铝单晶(Sapphire)、碳化硅(6H-SiC或4H-SiC)、硅(Si)、氧化锌(ZnO)、砷化镓(GaAs)、尖晶石(MgAl2O4)或其它晶格常数接近于氮化物半导体的单晶氧化物,且基板110的材质组成形态例如为C-Plane、E-Plane或A-Plane。The material of the substrate 110 includes alumina single crystal (Sapphire), silicon carbide (6H-SiC or 4H-SiC), silicon (Si), zinc oxide (ZnO), gallium arsenide (GaAs), spinel (MgAl 2 O 4 ) or other single crystal oxides whose lattice constant is close to that of nitride semiconductors, and the material composition of the substrate 110 is, for example, C-Plane, E-Plane or A-Plane.

再参照图1,第一型掺杂半导体层120包括缓冲层122、结晶层124及第一型接触层126。缓冲层122设置于基板110上,且其例如是由氮化铝镓铟(AlaGabIn1-a-bN,0≤a<1,0≤b<1,a+b≤1)所构成。结晶层124设置于缓冲层122上,其主要功用在于使之后的外延可以更加快速,且外延的晶格排序较为整齐,且第一型接触层126设置于结晶层124上。Referring again to FIG. 1 , the first-type doped semiconductor layer 120 includes a buffer layer 122 , a crystal layer 124 and a first-type contact layer 126 . The buffer layer 122 is disposed on the substrate 110 and is made of aluminum gallium indium nitride (Al a Ga b In 1-ab N, 0≤a<1, 0≤b<1, a+b≤1), for example. . The crystallization layer 124 is disposed on the buffer layer 122 , and its main function is to make the subsequent epitaxy more rapid, and the lattice order of the epitaxy is more orderly, and the first-type contact layer 126 is disposed on the crystallization layer 124 .

承上所述,第二型掺杂半导体层130包括第二型接触层132。在本实施例中,第一型接触层126为n型接触层,而第二型接触层132为p型接触层,且前述的接触层例如由氮化铝镓系材质所构成,并通过掺杂离子杂质种类及浓度不同而调整其特性。此外,发光层140例如是由氮化铟镓(InaGa1-aN,0≤a<1)所构成的多重量子井结构,并通过不同比例的铟镓元素,可使其发出不同波长的光线。As mentioned above, the second-type doped semiconductor layer 130 includes the second-type contact layer 132 . In this embodiment, the first-type contact layer 126 is an n-type contact layer, and the second-type contact layer 132 is a p-type contact layer. The characteristics are adjusted according to the type and concentration of heteroionic impurities. In addition, the light-emitting layer 140 is, for example, a multiple quantum well structure composed of indium gallium nitride (In a Ga 1-a N, 0≤a<1), and different proportions of indium gallium elements can make it emit different wavelengths. of light.

附带一提的是,为增进发光二极管芯片100的电特性,第一型掺杂半导体层120还可以包括第一型被覆层(图中未表示)设置于第一型接触层126上。第二型掺杂半导体层130还可以包括第二型被覆层(图中未表示)设置于第二型接触层132与发光层140之间。此外,本实施例的穿隧接合层160同时具有被覆层的特性,如此发光二极管芯片100不需设置第二型被覆层即可具有较佳的电特性。Incidentally, to improve the electrical properties of the LED chip 100 , the first-type doped semiconductor layer 120 may further include a first-type coating layer (not shown in the figure) disposed on the first-type contact layer 126 . The second-type doped semiconductor layer 130 may further include a second-type cladding layer (not shown in the figure) disposed between the second-type contact layer 132 and the light emitting layer 140 . In addition, the tunnel bonding layer 160 of the present embodiment has the characteristics of a covering layer at the same time, so that the light emitting diode chip 100 can have better electrical characteristics without disposing the second type covering layer.

值得注意的是,本发明可用未掺杂的氮化铝镓系材料层(undoped,AlxGa1-xN based material layer,0≤x<1)以取代掺杂铟掺质的氮化铝镓系材料层150。如此,则本发明可以大幅降低发光二极管芯片100的漏电流现象,以使其具有较佳的电特性。附带一提的是,未掺杂的氮化铝镓系材料层例如是以金属有机化学气相沉积法形成,而其较佳的厚度是介于0.5nm~20nm之间,且其较佳的成长温度是介于800℃~1200℃之间。It is worth noting that the present invention can use an undoped aluminum gallium nitride based material layer (undoped, Al x Ga 1-x N based material layer, 0≤x<1) to replace the aluminum nitride doped with indium dopant Gallium-based material layer 150 . In this way, the present invention can greatly reduce the leakage current phenomenon of the LED chip 100 so that it has better electrical characteristics. Incidentally, the undoped AlGaN-based material layer is formed, for example, by metal-organic chemical vapor deposition, and its preferred thickness is between 0.5nm and 20nm, and its preferred growth The temperature is between 800°C and 1200°C.

此外,本发明并不限定掺杂铟掺质的氮化铝镓系材料层150与穿隧接合层160只能位于第二型掺杂半导体层130及发光层140之间。以下,将列举其它实施例并配合附图说明本发明其它结构的发光二极管。In addition, the present invention does not limit that the AlGaN-based material layer 150 doped with indium dopant and the tunnel junction layer 160 can only be located between the second-type doped semiconductor layer 130 and the light emitting layer 140 . Hereinafter, other embodiments will be listed and light emitting diodes with other structures of the present invention will be described with reference to the accompanying drawings.

实施例2Example 2

图2为依照本发明的实施例2的发光二极管芯片的剖面示意图。参照图2,实施例2的发光二极管芯片200与实施例1的发光二极管芯片100(如图1所示)相似,其差别在于掺杂铟掺质的氮化铝镓系材料层250与穿隧接合层260的配设位置不同。在本实施例中,掺杂铟掺质的氮化铝镓系材料层250设置于发光层140的下表面上,且穿隧接合层260设置于掺杂铟掺质的氮化铝镓系材料层250与第一型掺杂半导体层120之间。此外,穿隧接合层260包括第一型氮化铝镓系材料层262及第二型氮化铝镓系材料层264,其中第一型氮化铝镓系材料层262设置于掺杂铟掺质的氮化铝镓系材料层250与第二型氮化铝镓系材料层264之间。FIG. 2 is a schematic cross-sectional view of an LED chip according to Embodiment 2 of the present invention. Referring to FIG. 2 , the light emitting diode chip 200 of embodiment 2 is similar to the light emitting diode chip 100 of embodiment 1 (as shown in FIG. 1 ), the difference lies in the aluminum gallium nitride-based material layer 250 doped with indium dopant and the tunneling The arrangement position of the bonding layer 260 is different. In this embodiment, the aluminum gallium nitride-based material layer 250 doped with indium dopant is disposed on the lower surface of the light emitting layer 140, and the tunnel junction layer 260 is disposed on the aluminum gallium nitride-based material doped with indium dopant. layer 250 and the first type doped semiconductor layer 120 . In addition, the tunnel junction layer 260 includes a first-type AlGaN-based material layer 262 and a second-type AlGaN-based material layer 264, wherein the first-type AlGaN-based material layer 262 is disposed on an indium-doped between the high-quality AlGaN-based material layer 250 and the second-type AlGaN-based material layer 264 .

类似前述理由,掺杂铟掺质的氮化铝镓系材料层250可减缓第一型掺杂半导体层120与发光层140材质之间晶格不匹配的现象,以使发光二极管芯片200形成较平坦的表面。此外,穿隧接合层260可降低第一型掺杂半导体层120与发光层140之间的压降,以使发光二极管芯片200具有较低的操作电压。当然,亦可用未掺杂的氮化铝镓系材料层取代掺杂铟掺质的氮化铝镓系材料层250,以使发光二极管芯片200具有较低的漏电流。附带一提的是,本实施例的穿隧接合层260亦可同时作为被覆层而取代前述的第一型被覆层以增进发光二极管芯片200的电特性。Similar to the aforementioned reasons, the aluminum gallium nitride-based material layer 250 doped with indium dopants can alleviate the lattice mismatch between the materials of the first-type doped semiconductor layer 120 and the light-emitting layer 140, so that the light-emitting diode chip 200 can be formed more efficiently. flat surface. In addition, the tunnel junction layer 260 can reduce the voltage drop between the first-type doped semiconductor layer 120 and the light-emitting layer 140 , so that the light-emitting diode chip 200 has a lower operating voltage. Of course, the AlGaN-based material layer 250 doped with indium dopant can also be replaced by an undoped AlGaN-based material layer, so that the LED chip 200 has a lower leakage current. Incidentally, the tunnel bonding layer 260 of this embodiment can also be used as a coating layer instead of the aforementioned first-type coating layer to improve the electrical characteristics of the LED chip 200 .

值得注意的是,本发明并不限定掺杂铟掺质的氮化铝镓系材料层及穿隧接合层的数量。举例而言,本发明可以结合实施例1及实施例2的发光二极管芯片100、200,以使掺杂铟掺质的氮化铝镓系材料层与穿隧接合层可位于发光层与第一掺杂半导体层之间,以及发光层与第二掺杂半导体层之间。所属技术领域的技术人员可以自行推得上述的情形,此处不再附图表示。It should be noted that the present invention does not limit the quantity of the AlGaN material layer and the tunnel junction layer doped with indium dopant. For example, the present invention can be combined with the light-emitting diode chips 100 and 200 of Embodiment 1 and Embodiment 2, so that the aluminum gallium nitride-based material layer doped with indium dopant and the tunnel junction layer can be located between the light-emitting layer and the first between the doped semiconductor layers, and between the light emitting layer and the second doped semiconductor layer. Those skilled in the art can deduce the above-mentioned situation by themselves, and it is not shown in the drawings here.

此外,本发明亦不限定第一型氮化铝镓系材料层为n型氮化铝镓系材料层,且第二型氮化铝镓系材料层为p型氮化铝镓系材料层。以下,将列举其它实施例并配合附图说明本发明其它形态的发光二极管。In addition, the present invention does not limit the first-type AlGaN-based material layer to be an n-type AlGaN-based material layer, and the second-type AlGaN-based material layer to be a p-type AlGaN-based material layer. Hereinafter, other embodiments and accompanying drawings will be used to illustrate other forms of light emitting diodes of the present invention.

实施例3、实施例4Embodiment 3, Embodiment 4

图3为依照本发明的实施例3的发光二极管芯片的剖面示意图,图4为依照本发明的实施例4的发光二极管芯片的剖面示意图。参照图3,实施例3的发光二极管芯片300与实施例1的发光二极管芯片100(如图1所示)相似,其差别在于穿隧接合层360的第一型氮化铝镓系材料层362为p型氮化铝镓系材料层,而第二型氮化铝镓系材料层364为n型氮化铝镓系材料层。参照图4,实施例4的发光二极管芯片400与实施例2的发光二极管芯片200(如图2所示)相似,其差别在于穿隆接合层460的第一型氮化铝镓系材料层462为p型氮化铝镓系材料层,而第二型氮化铝镓系材料层464为n型氮化铝镓系材料层。3 is a schematic cross-sectional view of a light emitting diode chip according to embodiment 3 of the present invention, and FIG. 4 is a schematic cross-sectional view of a light emitting diode chip according to embodiment 4 of the present invention. Referring to FIG. 3 , the LED chip 300 of Embodiment 3 is similar to the LED chip 100 of Embodiment 1 (as shown in FIG. 1 ), the difference lies in the first-type aluminum gallium nitride-based material layer 362 of the tunnel junction layer 360 is a p-type AlGaN-based material layer, and the second-type AlGaN-based material layer 364 is an n-type AlGaN-based material layer. Referring to FIG. 4 , the light emitting diode chip 400 of embodiment 4 is similar to the light emitting diode chip 200 of embodiment 2 (as shown in FIG. 2 ), the difference lies in the first type aluminum gallium nitride-based material layer 462 of the piercing bonding layer 460 is a p-type AlGaN-based material layer, and the second-type AlGaN-based material layer 464 is an n-type AlGaN-based material layer.

承上所述,同时参照图3及图4,在这两实施例中,第一型氮化铝镓系材料层可以具有镁掺质、铟掺质或其组合,且第二型氮化铝镓系材料层364、464可以具有硅掺质、铟掺质或其组合。值得注意的是,特别是当同时掺杂镁掺质及铟掺质于第一型氮化铝镓系材料层362、462中时,且同时掺杂硅掺质及铟掺质于第二型氮化铝镓系材料层364、464中时,发光二极管芯片300、400可具有更低的操作电压。当然,在此两实施例的形态架构中,则第一型掺杂半导体层120及第二型掺杂半导体层130则需分别对应为p型氮化铝镓系材料层及n型氮化铝镓系材料层。Based on the above, referring to FIG. 3 and FIG. 4 at the same time, in these two embodiments, the first-type aluminum gallium nitride-based material layer may have magnesium dopant, indium dopant or a combination thereof, and the second-type aluminum nitride The gallium-based material layers 364, 464 may have silicon dopants, indium dopants, or a combination thereof. It is worth noting that, especially when magnesium dopant and indium dopant are simultaneously doped in the first type AlGaN-based material layers 362, 462, and silicon dopant and indium dopant are simultaneously doped in the second type When the AlGaN-based material layer 364 , 464 is used, the LED chip 300 , 400 can have a lower operating voltage. Of course, in the morphological structures of these two embodiments, the first-type doped semiconductor layer 120 and the second-type doped semiconductor layer 130 need to correspond to the p-type aluminum gallium nitride-based material layer and the n-type aluminum nitride layer respectively. Gallium-based material layer.

附带一提的是,本发明可用未掺杂的氮化铝镓系材料层取代掺杂锢掺质的氮化铝镓系材料层150、250(如图3、图4所示),以使发光二极管芯片200具有较低的漏电流。此外,本发明可以结合实施例3及实施例4的发光二极管芯片300、400,以使掺杂铟掺质的氮化铝镓系材料层与穿隧接合层可位于发光层与第一掺杂半导体层之间,以及发光层与第二掺杂半导体层之间。所属技术领域的技术人员可以自行推得上述的情形,此处不再附图表示。Incidentally, in the present invention, the AlGaN-based material layers 150 and 250 (as shown in FIG. 3 and FIG. 4 ) doped with impurity dopant can be replaced by an undoped AlGaN-based material layer, so that The LED chip 200 has a lower leakage current. In addition, the present invention can be combined with the light-emitting diode chips 300 and 400 of Embodiment 3 and Embodiment 4, so that the aluminum gallium nitride-based material layer doped with indium dopant and the tunnel junction layer can be located between the light-emitting layer and the first doped between the semiconductor layers, and between the light-emitting layer and the second doped semiconductor layer. Those skilled in the art can deduce the above-mentioned situation by themselves, and it is not shown in the drawings here.

在上述各实施例的发光二极管芯片100、200、300、400中(如图1、图2、图3、图4所示),掺杂铟掺质的氮化铝镓系材料层(或未掺杂的氮化铝镓系材料层)与穿隧接合层是位于发光层与第一掺杂半导体层之间,或是位于发光层与第二掺杂半导体层之间。然而,本发明并不限定掺杂铟掺质的氮化铝镓系材料层(或未掺杂的氮化铝镓系材料层)与穿隧接合层只能位于前述的两个位置。举例而言,其亦可以位于第二电极与第二型接触层之间,或是位于第二型接触层与第二型被覆层之间,或是位于第一型被覆层与第一型接触层之间等位置以使发光二极管芯片具有较佳的质量。In the light-emitting diode chips 100, 200, 300, and 400 of the above-mentioned embodiments (as shown in FIG. 1, FIG. 2, FIG. 3, and FIG. 4), the aluminum gallium nitride-based material layer (or not The doped AlGaN-based material layer) and the tunnel junction layer are located between the light emitting layer and the first doped semiconductor layer, or between the light emitting layer and the second doped semiconductor layer. However, the present invention does not limit the indium-doped AlGaN-based material layer (or the undoped AlGaN-based material layer) and the tunnel junction layer to only be located at the aforementioned two positions. For example, it can also be located between the second electrode and the second-type contact layer, or between the second-type contact layer and the second-type coating layer, or between the first-type coating layer and the first-type contact layer. Equal position between the layers to make the LED chips have better quality.

综上所述,本发明的发光二极管芯片至少具有下列优点:In summary, the LED chip of the present invention has at least the following advantages:

一、由于设置掺杂铟掺质的氮化铝镓系材料层,可使发光二极管芯片具有较平坦的表面,并改善发光二极管芯片于外延时产生的差排缺陷;1. Since the aluminum gallium nitride-based material layer doped with indium dopant is provided, the surface of the light-emitting diode chip can be relatively flat, and the dislocation defects generated during the epitaxy of the light-emitting diode chip can be improved;

二、由于设置未掺杂的氮化铝镓系材料层,可降低发光二极管芯片的漏电流,以提高其电特性;2. Since the undoped aluminum gallium nitride material layer is set, the leakage current of the light-emitting diode chip can be reduced to improve its electrical characteristics;

三、由于穿隧接合层可有效降低第一/第二型掺杂半导体层与发光层之间的压降,因此发光二极管芯片具有较低的操作电压;3. Since the tunnel junction layer can effectively reduce the voltage drop between the first/second type doped semiconductor layer and the light-emitting layer, the light-emitting diode chip has a lower operating voltage;

四、由于第一型氮化铝镓系材料层同时掺杂镁掺质及铟掺质,且第二型氮化铝镓系材料层同时掺杂硅掺质及铟掺质,因此可进一步降低发光二极管芯片的操作电压;4. Since the first-type aluminum gallium nitride-based material layer is doped with magnesium dopant and indium dopant at the same time, and the second-type aluminum gallium nitride-based material layer is doped with silicon dopant and indium dopant at the same time, it can further reduce the The operating voltage of the LED chip;

五、穿隧接合层同时具有被覆层的特性,如此发光二极管芯片不需设置被覆层即可具有较佳的电特性。5. The tunnel bonding layer also has the characteristics of the covering layer, so that the light-emitting diode chip can have better electrical characteristics without providing a covering layer.

以上通过实施例,对本发明进行了详细的说明,但这些并非构成对本发明的限制。在不脱离本发明原理的情况下,本领域的技术人员还可做出许多变形和改进,这些也应视为本发明的保护范围。The present invention has been described in detail through the above examples, but these are not intended to limit the present invention. Without departing from the principle of the present invention, those skilled in the art can also make many modifications and improvements, which should also be regarded as the protection scope of the present invention.

Claims (22)

1.一种发光二极管芯片,其特征在于:包括:1. A light-emitting diode chip, characterized in that: comprising: 基板;Substrate; 第一型掺杂半导体层,设置于该基板上;a first-type doped semiconductor layer disposed on the substrate; 第二型掺杂半导体层,设置于该第一型掺杂半导体层上方;a second-type doped semiconductor layer disposed above the first-type doped semiconductor layer; 发光层,设置于该第一型掺杂半导体层与该第二型掺杂半导体层之间;a light-emitting layer disposed between the first-type doped semiconductor layer and the second-type doped semiconductor layer; 至少一掺杂铟掺质的氮化铝镓系材料层,设置于该发光层的至少其中一表面上;at least one aluminum gallium nitride-based material layer doped with indium dopant, disposed on at least one surface of the light-emitting layer; 至少一穿隧接合层,设置于该掺杂铟掺质的氮化铝镓系材料层与该第一型掺杂半导体层之间及/或该掺杂铟掺质的氮化铝镓系材料层与该第二型掺杂半导体层之间,其中该掺杂铟掺质的氮化铝镓系材料层与该穿隧接合层是位于该发光层的同一侧;At least one tunnel junction layer, disposed between the indium-doped aluminum gallium nitride-based material layer and the first-type doped semiconductor layer and/or the indium-doped aluminum gallium nitride-based material layer and the second-type doped semiconductor layer, wherein the indium-doped aluminum gallium nitride-based material layer and the tunnel junction layer are located on the same side of the light-emitting layer; 第一电极,设置于该第一型掺杂半导体层上;以及a first electrode disposed on the first-type doped semiconductor layer; and 第二电极,设置于该第二型掺杂半导体层上。The second electrode is arranged on the second type doped semiconductor layer. 2.根据权利要求1所述的发光二极管芯片,其特征在于:所述穿隧接合层的能隙宽度大于该发光层的能隙宽度。2 . The light emitting diode chip according to claim 1 , wherein the energy gap width of the tunnel junction layer is larger than the energy gap width of the light emitting layer. 3 . 3.根据权利要求1所述的发光二极管芯片,其特征在于:所述穿隧接合层包括:3. The LED chip according to claim 1, wherein the tunnel bonding layer comprises: 第一型氮化铝镓系材料层;以及a first-type aluminum gallium nitride-based material layer; and 第二型氮化铝镓系材料层,设置于该第一型氮化铝镓系材料层的其中一表面上。The second-type AlGaN-based material layer is disposed on one surface of the first-type AlGaN-based material layer. 4.根据权利要求3所述的发光二极管芯片,其特征在于:所述第一型氮化铝镓系材料层具有硅掺质、铟掺质或其组合,且第二型氮化铝镓系材料层具有镁掺质、铟掺质或其组合。4. The light-emitting diode chip according to claim 3, characterized in that: the first-type aluminum gallium nitride-based material layer has silicon dopant, indium dopant or a combination thereof, and the second-type aluminum gallium nitride-based The material layer has magnesium doping, indium doping, or a combination thereof. 5.根据权利要求4所述的发光二极管芯片,其特征在于:所述掺杂铟掺质的氮化铝镓系材料层设置于该发光层的上表面上,且该第二型氮化铝镓系材料层设置于该掺杂铟掺质的氮化铝镓系材料层与该第一型氮化铝镓系材料层之间。5. The light-emitting diode chip according to claim 4, characterized in that: the aluminum gallium nitride-based material layer doped with indium dopant is disposed on the upper surface of the light-emitting layer, and the second-type aluminum nitride The gallium-based material layer is disposed between the aluminum-gallium-nitride-based material layer doped with indium dopant and the first-type aluminum-gallium-nitride-based material layer. 6.根据权利要求4所述的发光二极管芯片,其特征在于:所述掺杂铟掺质的氮化铝镓系材料层设置于该发光层的下表面上,且该第一型氮化铝镓系材料层设置于该掺杂铟掺质的氮化铝镓系材料层与该第二型氮化铝镓系材料层之间。6. The light-emitting diode chip according to claim 4, characterized in that: the aluminum gallium nitride-based material layer doped with indium dopant is disposed on the lower surface of the light-emitting layer, and the first-type aluminum nitride The Ga-based material layer is disposed between the In-doped AlGaN-based material layer and the second-type AlGaN-based material layer. 7.根据权利要求3所述的发光二极管芯片,其特征在于:所述第一型氮化铝镓系材料层具有镁掺质、铟掺质或其组合,且该第二型氮化铝镓系材料层具有硅掺质、铟掺质或其组合。7. The light-emitting diode chip according to claim 3, wherein the first-type aluminum gallium nitride-based material layer has magnesium dopant, indium dopant or a combination thereof, and the second-type aluminum gallium nitride The system material layer has silicon dopant, indium dopant or combination thereof. 8.根据权利要求7所述的发光二极管芯片,其特征在于:所述掺杂铟掺质的氮化铝镓系材料层设置于该发光层的上表面上,且该第二型氮化铝镓系材料层设置于该掺杂铟掺质的氮化铝镓系材料层与该第一型氮化铝镓系材料层之间。8. The light-emitting diode chip according to claim 7, wherein the aluminum gallium nitride-based material layer doped with indium dopant is disposed on the upper surface of the light-emitting layer, and the second-type aluminum nitride The gallium-based material layer is disposed between the aluminum-gallium-nitride-based material layer doped with indium dopant and the first-type aluminum-gallium-nitride-based material layer. 9.根据权利要求7所述的发光二极管芯片,其特征在于:所述掺杂铟掺质的氮化铝镓系材料层设置于该发光层的下表面上,而该第一型氮化铝镓系材料层设置于该掺杂铟掺质的氮化铝镓系材料层与该第二型氮化铝镓系材料层之间。9. The light-emitting diode chip according to claim 7, characterized in that: the aluminum gallium nitride-based material layer doped with indium dopant is disposed on the lower surface of the light-emitting layer, and the first-type aluminum nitride The Ga-based material layer is disposed between the In-doped AlGaN-based material layer and the second-type AlGaN-based material layer. 10.根据权利要求1所述的发光二极管芯片,其特征在于:所述第一型掺杂半导体层包括:10. The LED chip according to claim 1, wherein the first type doped semiconductor layer comprises: 缓冲层,设置于该基板上;a buffer layer disposed on the substrate; 结晶层,设置于该缓冲层上;以及a crystalline layer disposed on the buffer layer; and 第一型接触层,设置于该结晶层上。The first type contact layer is arranged on the crystal layer. 11.根据权利要求1所述的发光二极管芯片,其特征在于:所述第二型掺杂半导体层包括第二型接触层。11. The LED chip according to claim 1, wherein the second-type doped semiconductor layer comprises a second-type contact layer. 12.一种发光二极管芯片,其特征在于:包括:12. A light-emitting diode chip, characterized in that: comprising: 基板;Substrate; 第一型掺杂半导体层,设置于该基板上;a first-type doped semiconductor layer disposed on the substrate; 第二型掺杂半导体层,设置于该第一型掺杂半导体层上方;a second-type doped semiconductor layer disposed above the first-type doped semiconductor layer; 发光层,设置于该第一型掺杂半导体层与该第二型掺杂半导体层之间;a light-emitting layer disposed between the first-type doped semiconductor layer and the second-type doped semiconductor layer; 至少一未掺杂的氮化铝镓系材料层,设置于该发光层的至少其中一表面上;At least one undoped aluminum gallium nitride-based material layer is disposed on at least one surface of the light-emitting layer; 至少一穿隧接合层,设置于该未掺杂的氮化铝镓系材料层与该第一型掺杂半导体层之间及/或该未掺杂的氮化铝镓系材料层与该第二型掺杂半导体层之间,其中该未掺杂的氮化铝镓系材料层与该穿隧接合层是位于该发光层的同一侧;At least one tunnel junction layer is disposed between the undoped AlGaN-based material layer and the first-type doped semiconductor layer and/or between the undoped AlGaN-based material layer and the first-type doped semiconductor layer Between the two-type doped semiconductor layers, wherein the undoped aluminum gallium nitride-based material layer and the tunnel junction layer are located on the same side of the light-emitting layer; 第一电极,设置于该第一型掺杂半导体层上;以及a first electrode disposed on the first-type doped semiconductor layer; and 第二电极,设置于该第二型掺杂半导体层上。The second electrode is arranged on the second type doped semiconductor layer. 13.根据权利要求12所述的发光二极管芯片,其特征在于:所述穿隧接合层的能隙宽度大于该发光层的能隙宽度。13. The light emitting diode chip according to claim 12, wherein the energy gap width of the tunnel junction layer is larger than the energy gap width of the light emitting layer. 14.根据权利要求12所述的发光二极管芯片,其特征在于:所述穿隧接合层包括:14. The LED chip according to claim 12, wherein the tunnel bonding layer comprises: 第一型氮化铝镓系材料层;以及a first-type aluminum gallium nitride-based material layer; and 第二型氮化铝镓系材料层,设置于该第一型氮化铝镓系材料层的其中一表面上。The second-type AlGaN-based material layer is disposed on one surface of the first-type AlGaN-based material layer. 15.根据权利要求14所述的发光二极管芯片,其特征在于:所述第一型氮化铝镓系材料层具有硅掺质、铟掺质或其组合,且第二型氮化铝镓系材料层具有镁掺质、铟掺质或其组合。15. The light-emitting diode chip according to claim 14, characterized in that: the first-type aluminum gallium nitride-based material layer has silicon dopant, indium dopant or a combination thereof, and the second-type aluminum gallium nitride-based The material layer has magnesium doping, indium doping, or a combination thereof. 16.根据权利要求15所述的发光二极管芯片,其特征在于:所述未掺杂的氮化铝镓系材料层设置于该发光层的上表面上,且该第二型氮化铝镓系材料层设置于该未掺杂的氮化铝镓系材料层与该第一型氮化铝镓系材料层之间。16. The light-emitting diode chip according to claim 15, wherein the undoped aluminum gallium nitride-based material layer is disposed on the upper surface of the light-emitting layer, and the second-type aluminum gallium nitride-based material layer is The material layer is disposed between the undoped AlGaN-based material layer and the first-type AlGaN-based material layer. 17.根据权利要求15所述的发光二极管芯片,其特征在于:所述未掺杂的氮化铝镓系材料层设置于该发光层的下表面上,且该第一型氮化铝镓系材料层设置于该未掺杂的氮化铝镓系材料层与该第二型氮化铝镓系材料层之间。17. The light-emitting diode chip according to claim 15, wherein the undoped aluminum gallium nitride-based material layer is disposed on the lower surface of the light-emitting layer, and the first-type aluminum gallium nitride-based material layer is The material layer is disposed between the undoped AlGaN-based material layer and the second-type AlGaN-based material layer. 18.根据权利要求14所述的发光二极管芯片,其特征在于:所述第一型氮化铝镓系材料层具有镁掺质、铟掺质或其组合,且该第二型氮化铝镓系材料层具有硅掺质、铟掺质或其组合。18. The light-emitting diode chip according to claim 14, wherein the first-type aluminum gallium nitride-based material layer has magnesium dopant, indium dopant or a combination thereof, and the second-type aluminum gallium nitride The system material layer has silicon dopant, indium dopant or combination thereof. 19.根据权利要求18所述的发光二极管芯片,其特征在于:所述未掺杂的氮化铝镓系材料层设置于该发光层的上表面上,且该第二型氮化铝镓系材料层设置于该未掺杂的氮化铝镓系材料层与该第一型氮化铝镓系材料层之间。19. The light-emitting diode chip according to claim 18, characterized in that: the undoped aluminum gallium nitride-based material layer is disposed on the upper surface of the light-emitting layer, and the second-type aluminum gallium nitride-based material layer The material layer is disposed between the undoped AlGaN-based material layer and the first-type AlGaN-based material layer. 20.根据权利要求18所述的发光二极管芯片,其特征在于:所述未掺杂的氮化铝镓系材料层设置于该发光层的下表面上,而该第一型氮化铝镓系材料层设置于该未掺杂的氮化铝镓系材料层与该第二型氮化铝镓系材料层之间。20. The light-emitting diode chip according to claim 18, wherein the undoped aluminum gallium nitride-based material layer is disposed on the lower surface of the light-emitting layer, and the first-type aluminum gallium nitride-based material layer is The material layer is disposed between the undoped AlGaN-based material layer and the second-type AlGaN-based material layer. 21.根据权利要求12所述的发光二极管芯片,其特征在于:所述第一型掺杂半导体层包括:21. The LED chip according to claim 12, wherein the first type doped semiconductor layer comprises: 缓冲层,设置于该基板上;a buffer layer disposed on the substrate; 结晶层,设置于该缓冲层上;以及a crystalline layer disposed on the buffer layer; and 第一型接触层,设置于该结晶层上。The first type contact layer is arranged on the crystal layer. 22.根据权利要求12所述的发光二极管芯片,其特征在于:所述第二型掺杂半导体层包括第二型接触层。22. The LED chip according to claim 12, wherein the second-type doped semiconductor layer comprises a second-type contact layer.
CN200910131545A 2009-04-07 2009-04-07 LED chip Pending CN101859839A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200910131545A CN101859839A (en) 2009-04-07 2009-04-07 LED chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200910131545A CN101859839A (en) 2009-04-07 2009-04-07 LED chip

Publications (1)

Publication Number Publication Date
CN101859839A true CN101859839A (en) 2010-10-13

Family

ID=42945602

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200910131545A Pending CN101859839A (en) 2009-04-07 2009-04-07 LED chip

Country Status (1)

Country Link
CN (1) CN101859839A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104134729A (en) * 2013-05-03 2014-11-05 展晶科技(深圳)有限公司 Luminous chip and manufacturing method thereof
CN109863609A (en) * 2016-08-25 2019-06-07 亿光电子工业股份有限公司 Nitride semiconductor element, its manufacturing method, and applied package structure
CN114583026A (en) * 2022-05-05 2022-06-03 徐州立羽高科技有限责任公司 Novel semiconductor deep ultraviolet light source structure
CN117253947A (en) * 2023-11-20 2023-12-19 徐州立羽高科技有限责任公司 Deep ultraviolet light-emitting epitaxial wafer and preparation method thereof

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1956230A (en) * 2005-10-27 2007-05-02 璨圆光电股份有限公司 LED chip

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1956230A (en) * 2005-10-27 2007-05-02 璨圆光电股份有限公司 LED chip

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104134729A (en) * 2013-05-03 2014-11-05 展晶科技(深圳)有限公司 Luminous chip and manufacturing method thereof
CN104134729B (en) * 2013-05-03 2017-04-26 展晶科技(深圳)有限公司 luminous chip and manufacturing method thereof
CN109863609A (en) * 2016-08-25 2019-06-07 亿光电子工业股份有限公司 Nitride semiconductor element, its manufacturing method, and applied package structure
CN114583026A (en) * 2022-05-05 2022-06-03 徐州立羽高科技有限责任公司 Novel semiconductor deep ultraviolet light source structure
CN114583026B (en) * 2022-05-05 2022-11-29 徐州立羽高科技有限责任公司 Semiconductor deep ultraviolet light source structure
CN117253947A (en) * 2023-11-20 2023-12-19 徐州立羽高科技有限责任公司 Deep ultraviolet light-emitting epitaxial wafer and preparation method thereof

Similar Documents

Publication Publication Date Title
CN105009310B (en) Nitride semiconductor luminescent element
US9911898B2 (en) Ultraviolet light-emitting device
US20120145991A1 (en) High-quality non-polar/semi-polar semiconductor element on tilt substrate and fabrication method thereof
TWI499080B (en) Nitride semiconductor structure and semiconductor light emitting device
KR102307011B1 (en) Group III nitride laminate and group III nitride light emitting device
CN102341922A (en) Nitride semiconductor device and manufacturing method thereof
CN103972337B (en) Semiconductor light-emitting elements, the manufacture method of semiconductor light-emitting elements
CN101006590A (en) Group III nitride based quantum well light emitting device structures with an indium containing capping structure
US20120326169A1 (en) Method for manufacturing semiconductor light emitting element, semiconductor light emitting element, lamp, electronic device and mechanical apparatus
KR101644156B1 (en) Light emitting device having active region of quantum well structure
CN109256445B (en) A kind of gallium nitride-based light-emitting diode epitaxial wafer and manufacturing method thereof
JP2010135490A (en) Group iii nitride semiconductor light emitting element, and method of manufacturing same
TW200807752A (en) III group nitride semiconductor light emitting element, process for producing III group nitride semiconductor light emitting element, and lamp
CN101859839A (en) LED chip
CN109103312B (en) Gallium nitride-based light emitting diode epitaxial wafer and manufacturing method thereof
Chen et al. UV electroluminescence emissions from high-quality ZnO/ZnMgO multiple quantum well active layer light-emitting diodes
JP2003204080A (en) Nitride semiconductor element and its growing method
US20080135855A1 (en) Alternative Doping For Group III Nitride LEDs
TWI567877B (en) Manufacturing method of nitride semiconductor device
US10431710B2 (en) Light emitting device
CN1956230B (en) LED chip
CN100479210C (en) Multiple quantum well nitride light emitting diode with carrier providing layer
US7763902B2 (en) Light emitting diode chip
JP2014003121A (en) Nitride semiconductor light-emitting element
CN101859841A (en) Light emitting diode

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20101013