[go: up one dir, main page]

CN101853213B - Memory integration device and method - Google Patents

Memory integration device and method Download PDF

Info

Publication number
CN101853213B
CN101853213B CN200910133834A CN200910133834A CN101853213B CN 101853213 B CN101853213 B CN 101853213B CN 200910133834 A CN200910133834 A CN 200910133834A CN 200910133834 A CN200910133834 A CN 200910133834A CN 101853213 B CN101853213 B CN 101853213B
Authority
CN
China
Prior art keywords
block files
storage devices
read
peripheral
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200910133834A
Other languages
Chinese (zh)
Other versions
CN101853213A (en
Inventor
林士能
唐长鸿
柯承昌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Aten International Co Ltd
Original Assignee
Aten International Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aten International Co Ltd filed Critical Aten International Co Ltd
Priority to CN200910133834A priority Critical patent/CN101853213B/en
Publication of CN101853213A publication Critical patent/CN101853213A/en
Application granted granted Critical
Publication of CN101853213B publication Critical patent/CN101853213B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Storage Device Security (AREA)

Abstract

A memory integrated device is connected with a host and a plurality of peripheral storage devices. The memory integrated device comprises an execution unit, a storage management unit and a storage simulation unit. The execution unit is used for respectively obtaining a plurality of block files from the peripheral storage devices, and the block files respectively occupy at least part of the residual storage space of the corresponding peripheral storage devices. The storage management unit is used for collecting the information of the headers of the block files. The storage simulation unit is used for simulating the virtual storage device according to the header information of the block files collected by the storage management unit, so that the host can identify the virtual storage device through enumeration, and the storage space of the virtual storage device is the sum of the at least partial residual storage spaces.

Description

Memory integration device and method
Technical field
The invention relates to a kind of memory integration device and method, and particularly relevant for a kind of high efficiency memory integration device and method.
Background technology
Moving storage device, for example is the carry-on dish of USB etc., based on advantages such as its portability and conveniences, is used in large quantities in modern.Yet, moving the remaining a little residue storage area of storage device regular meeting after storing mass data, this remains the storage area and possibly be difficult to be utilized because capacity is big inadequately.Thus, will cause the residue storage area of mobile storage device to be utilized and do not slattern by idle.Be the integrated a plurality of mobile storage devices of method that adopt software processes traditionally.Yet; The method of above-mentioned employing software processes can be with the legacy data full formatization in a plurality of mobile storage device that is integrated; Simulate virtual mobile storage device then, this virtual mobile storage device can occupy whole storage areas of a plurality of mobile storage devices.Thus, original data can't keep, and a plurality of mobile storage device can't be by independent use, and the convenience that causes using subtracts greatly.
Summary of the invention
The invention relates to a kind of memory integration device and method; Set up a plurality of block files respectively at a plurality of peripheral storage devices; So can be under the situation of not destroying legacy data in the peripheral storage devices, the part at least of a plurality of peripheral storage devices be remained the storage area merge again and utilize.
According to a first aspect of the invention, propose a kind of memory integration device, connect a main frame and a plurality of peripheral storage devices.Memory integration device comprises performance element, storage management unit and stores analogue unit.The from then on a little respectively peripheral storage devices of execution units obtain a plurality of block files, and the part at least that these a little block files occupy corresponding peripheral storage devices separately remains the storage area.The storage management unit is in order to the information of the header of collecting these a little block files.Store analogue unit in order to header information according to these collected a little block files of storage management unit; The simulation virtual memory device; Make main frame be able to discern virtual memory device via enumerating, a little for this reason parts at least in the storage area of virtual memory device remain the sum total of storage area.
According to a second aspect of the invention, propose a kind of storer integrated approach, comprise the following steps.Part at least in a plurality of peripheral storage devices remains the storage area and sets up corresponding block file respectively.Collect the information of the header of these a little block files.With the simulation virtual memory device, make main frame be able to discern virtual memory device via enumerating according to the information of the header of these a little block files, the storage area of virtual memory device for those at least part remain sum totals of storage area.
According to a third aspect of the invention we, propose a kind of storer integrated approach, comprise the following steps.Obtain the header of a plurality of block files respectively from a plurality of peripheral storage devices, the part at least that these a little block files occupy corresponding peripheral storage devices separately remains the storage area.The information of header of collecting these a little block files is all here to judge whether all block files.All here when these a little block files, simulate corresponding virtual memory device, make main frame be able to discern virtual memory device via enumerating, a little for this reason parts at least in the storage area of virtual memory device remain the sum total of storage area.
According to a forth aspect of the invention, propose a kind of storer integrated approach, comprise the following steps.Obtain corresponding residue storage area respectively from a plurality of peripheral storage devices.With this a little residues storage area simulation virtual memory device, make main frame discern virtual memory device via enumerating, the storage area of virtual memory device remains the sum total of storage area for this reason a bit.
For letting the foregoing of the present invention can be more obviously understandable, hereinafter is special lifts a preferred embodiment, and cooperates appended graphicly, elaborates as follows.
Description of drawings
Fig. 1 illustrates the synoptic diagram of memory integration device, peripheral storage devices and main frame according to preferred embodiment of the present invention.
Fig. 2 illustrates the calcspar according to the memory integration device of preferred embodiment of the present invention.
Fig. 3 A illustrates the process flow diagram according to an example of the storer integrated approach of preferred embodiment of the present invention.
Fig. 3 B illustrates another the routine process flow diagram according to the storer integrated approach of preferred embodiment of the present invention.
Fig. 3 C illustrates the process flow diagram of an example again according to the storer integrated approach of preferred embodiment of the present invention.
[main element label declaration]
110: memory integration device
122~128: peripheral storage devices
130: main frame
200: performance element
202: the storage management unit
204: store analogue unit
206: data read/writing unit
208: encryption/decryption element
210: the bus driver unit
S310~S340, S410~S430, S510~S530: step
Embodiment
The present invention proposes a kind of memory integration device and method; Set up a plurality of block files respectively at a plurality of peripheral storage devices; So can be under the situation of not destroying legacy data in the peripheral storage devices; The storage area that at least partly remains to a plurality of peripheral storage devices merges utilization again, significantly promotes the service efficiency of storer.
Please with reference to Fig. 1, it illustrates the synoptic diagram of memory integration device, peripheral storage devices and main frame according to preferred embodiment of the present invention.Memory integration device 110 connects a plurality of peripheral storage devices 122~128 and a main frame 130.Memory integration device 110 remains the part at least of a plurality of peripheral storage devices 122~128 storage area and is modeled as virtual memory device, utilizes for main frame 130.Memory integration device 110 is type of being hub (Hub-like) device for example, or calculating punch etc.Peripheral storage devices 122~128 for example is USB (Universal Serial Bus, a USB) disk, or storage card etc.For example link up between memory integration device 110 and the main frame 130, so be not limited to this via the USB transmission interface.
Please with reference to Fig. 2, it illustrates the calcspar according to the memory integration device of preferred embodiment of the present invention.Memory integration device 110 comprises execution (executor) unit 200, storage management (managef) unit 202, stores simulation (emulator) unit 204, data read/writing unit 206, encryption/decryption element 208 and bus driver unit 210.In memory integration device 110; Performance element 200 is in order to respectively from a plurality of peripheral storage devices; Be peripheral storage devices 126 for example, obtain a plurality of block files, the part at least that these a little block files occupy corresponding peripheral storage devices separately remains the storage area.
Storage management unit 202 is in order to the information of the header (header) of collecting these a little block files.Store analogue unit 204 in order to header information according to these collected a little block files of storage management unit 202; The simulation virtual memory device; Make main frame 130 be able to discern this virtual memory device via enumerating, a little for this reason parts at least in the storage area of virtual memory device remain the sum totals of storage area.
Bus driver unit 210 is in order to link up with main frame 130 and to make main frame 130 be able to enumerate this virtual memory device.Bus driver unit 210 for example is the USB driver element, so is not limited to this, looks closely the transmission interface of 130 in memory integration device 110 and main frame and decides.
Please cooperate with reference to Fig. 3 A simultaneously, it illustrates the process flow diagram according to an example of the storer integrated approach of preferred embodiment of the present invention.In step S310, memory integration device 110 detects the peripheral storage devices whether new access is arranged constantly.If after the schedule time, do not detect the peripheral storage devices of new access, then as shown in Figure 1, the peripheral storage devices that memory integration device 110 connected still is peripheral storage devices 122~128.
When the peripheral storage devices that does not detect new access, then in step S320, performance element 200 remains the storage area in the part at least of a plurality of peripheral storage devices 122~128 and sets up corresponding block (chunk) file respectively.Wherein, the information of the header of these a little block files comprises identification code of corresponding peripheral storage devices (identification) and the size that at least partly remains the storage area, and those identification codes can be all here in order to judge whether all block files.In addition, because performance element 200 is set up the block file in the residue storage area of each peripheral storage devices, so do not have influence on original data in the peripheral storage devices 122~128.If desire to read original data in the peripheral storage devices 122~128, then can use peripheral storage devices 122~128 separately to reach purpose.
Then, in step S330, the information of the header of storage management unit 202 these a little block files of collection is with constituent apparatus descriptor (descriptor).In step S340; Storing analogue unit 204 accords with according to the storage management unit 202 collected unit describes that header information constituted; The simulation virtual memory device makes main frame 130 be able to via enumerating (enumeration) discern and stores the virtual memory device that analogue unit 204 is simulated.Wherein, Store analogue unit 204 and according to corresponding read/write algorithm the part at least of peripheral storage devices 122~128 is remained the storage area in fact and be modeled as virtual memory device, the storage area of this virtual memory device is the sum totals that a plurality of parts at least remain the storage area.The header of this block file can contain the information of algorithm.
Thus, the virtual memory device that main frame 130 can have big storage area to this carries out the operation of read/write, significantly promotes the service efficiency of storer.
Please with reference to Fig. 3 B, it illustrates another the routine process flow diagram according to the storer integrated approach of preferred embodiment of the present invention.When main frame 130 desires are carried out the operation of read/write to virtual memory device; In step S410; Performance element 200 obtains the header of a plurality of block files respectively from peripheral storage devices 122~128, and the part at least that these a little block files occupy corresponding peripheral storage devices separately remains the storage area.In step S420, the information of the header of storage management unit 202 these a little block files of collection is all here to judge whether all block files.In step S420, storage management unit 202 judges in fact whether all block files of the unit describe symbol that corresponds to virtual memory device are all here.
If all block files are all not here; Represent that then one of them is not connected to memory integration device 110 to peripheral storage devices 122~128 as yet at least; So get back to step S410; Performance element 200 obtains the header of a plurality of block files again respectively from peripheral storage devices 122~128, here up to all block files.If it is all here to correspond to all block files of unit describe symbol; That is peripheral storage devices 122~128 all is connected to memory integration device 110; Then in step S430; Store analogue unit 204 according to the unit describe symbol to simulate corresponding virtual memory device, make main frame 130 be able to discern this virtual memory device via enumerating.Thus, main frame 130 can carry out the operation of read/write according to the read/write algorithm in the information of the header that is contained in the block file to virtual memory device.
Please with reference to Fig. 3 C, it illustrates the process flow diagram of an example again according to the storer integrated approach of preferred embodiment of the present invention.After main frame 130 is able to discern virtual memory device, in step S510, data read/and writing unit 206 receives the read/write instruction from main frame 130.In step S520, data read/writing unit 206 is according to the read/write algorithm that corresponds to, and judges the peripheral storage devices that read/write instruction institute will transmit, and read/write instructed are sent to performance element 200.Afterwards, in step S530,200 pairs of performance elements the peripheral storage devices that will transmit carry out corresponding read.
For instance, behind the main frame 130 identification virtual memory devices, can send the read/write instruction to virtual memory device, this read/write instruction comprises the address of target data.Store analogue unit 204 part at least of peripheral storage devices 122~128 is remained the storage area when being modeled as virtual memory device, can the part at least of peripheral storage devices 122~128 be remained the storage area according to corresponding read/write algorithm and set different address respectively.For example set address 0~49 mapping to peripheral storage devices 122, set address 50~99 mappings to peripheral storage devices 124, set address 100~199 mappings to peripheral storage devices 126, reach and set address 200~249 mappings to peripheral storage devices 128 etc., so be not limited to this.Thus, it is 60 that tentation data read/write unit 206 parses target data address, then can judge the read/write instruction and correspond to peripheral storage devices 124.Then, 200 pairs of peripheral storage devices of performance element 124 are carried out corresponding read.
Because performance element 200 can carry out the operation of read/write simultaneously to a plurality of peripheral storage devices,, make the speed of data access increase so can improve the speed of peripheral storage devices I/O.Read when performance element 200 will be sent to data from the data that peripheral storage devices 122~128 is read/writing unit 206 after; Data read/writing unit 206 according to data read/write algorithm combination from the resulting data of each peripheral storage devices; Memory integration device 110 exports the data after the combination to main frame 130 according to data demand (data request) instruction from main frame 130 then.
In addition, encryption/decryption element 208 be coupled to data read/writing unit 206 and performance element 200 between, in order to the data of read/write instruction institute access are carried out the operation of encrypt/decrypt.Thus, promote the security of data confidentiality.
Memory integration device that the above embodiment of the present invention disclosed and method; Be that part at least respectively at a plurality of peripheral storage devices remains the storage area and sets up a plurality of corresponding block files; So can under the situation of not destroying legacy data in the peripheral storage devices, simulate virtual memory device for main frame identification and use.That is above-mentioned memory integration device and method merge utilization again to the storage area that at least partly remains of a plurality of peripheral storage devices, significantly promote the service efficiency of storer.And, promoted data security owing to can instruct the data of institute's access to carry out the operation of encrypt/decrypt to read/write.Further, the block file in each peripheral storage devices can be copied in the main frame and preserve, and makes the backup of data become easier.
In sum, though the present invention discloses as above with preferred embodiment, so it is not in order to limit the present invention.Have common knowledge the knowledgeable in the technical field under the present invention, do not breaking away from the spirit and scope of the present invention, when doing various changes and retouching.Therefore, protection scope of the present invention is as the criterion when looking appended the claim scope person of defining.

Claims (10)

1.一种存储器集成装置,连接一主机及多个外围储存装置,其特征在于,该存储器集成装置包括:1. A storage integrated device, which is connected to a host computer and a plurality of peripheral storage devices, is characterized in that the integrated storage device comprises: 执行单元,用以分别从该多个外围储存装置获得多个区块文件,该多个区块文件各自占据相对应的外围储存装置的至少部分剩余储存空间;an execution unit, configured to respectively obtain a plurality of block files from the plurality of peripheral storage devices, and each of the plurality of block files occupies at least part of the remaining storage space of the corresponding peripheral storage device; 储存管理单元,用以收集该多个区块文件的标头的信息;以及a storage management unit, configured to collect header information of the plurality of block files; and 储存模拟单元,用以依据该储存管理单元所收集的该多个区块文件的标头信息,模拟虚拟储存装置,使得该主机经由列举而识别该虚拟储存装置,该虚拟储存装置的储存空间为该些至少部分剩余储存空间的总合。The storage simulation unit is used to simulate the virtual storage device according to the header information of the plurality of block files collected by the storage management unit, so that the host can identify the virtual storage device through enumeration, and the storage space of the virtual storage device is The sum of at least some of the remaining storage space. 2.根据权利要求1所述的存储器集成装置,其特征在于,该执行单元还用以检查该多个外围储存装置是否具有对应的该多个区块文件,若该多个外围储存装置未具有对应的该多个区块文件,则该执行单元于该多个外围储存装置建立对应的该多个区块文件。2. The memory integration device according to claim 1, wherein the execution unit is further used to check whether the plurality of peripheral storage devices have corresponding block files, if the plurality of peripheral storage devices do not have corresponding to the plurality of block files, the execution unit creates the corresponding plurality of block files in the plurality of peripheral storage devices. 3.根据权利要求1所述的存储器集成装置,其特征在于,该存储器集成装置还包括:3. The memory integration device according to claim 1, wherein the memory integration device further comprises: 数据读取/写入单元,用以判断来自该主机的读取/写入指令所要传送的该多个外围储存装置,并将该读取/写入指令传送至该执行单元,以执行相对应的读取/写入操作。The data read/write unit is used to determine the plurality of peripheral storage devices to be transmitted by the read/write command from the host, and transmit the read/write command to the execution unit to execute the corresponding read/write operations. 4.根据权利要求1所述的存储器集成装置,其特征在于,该储存管理单元收集该多个区块文件的标头的信息以构成装置描述符,该储存模拟单元依据该装置描述符模拟该虚拟储存装置。4. The memory integration device according to claim 1, wherein the storage management unit collects header information of the plurality of block files to form a device descriptor, and the storage simulation unit simulates the device descriptor according to the device descriptor virtual storage device. 5.一种存储器集成方法,其特征在于,该存储器集成方法包括:5. A memory integration method, characterized in that the memory integration method comprises: 于多个外围储存装置的至少部分剩余储存空间分别建立相对应的区块文件;Create corresponding block files in at least part of the remaining storage space of the plurality of peripheral storage devices; 收集该多个区块文件的标头的信息;以及collecting information of the headers of the plurality of block files; and 依据该多个区块文件的标头的信息以模拟虚拟储存装置,使得主机经由列举而识别该虚拟储存装置,该虚拟储存装置的储存空间为该些至少部分剩余储存空间的总合。The virtual storage device is simulated according to the header information of the plurality of block files, so that the host can identify the virtual storage device through enumeration, and the storage space of the virtual storage device is the sum of the at least part of the remaining storage space. 6.根据权利要求5所述的存储器集成方法,其特征在于,该存储器集成方法还包括于多个外围储存装置的至少部分剩余储存空间分别建立相对应的区块文件之前的步骤:6. The memory integration method according to claim 5, characterized in that the memory integration method further comprises a step before establishing corresponding block files for at least part of the remaining storage space of the plurality of peripheral storage devices: 持续地检测是否有新接入的外围储存装置。Continuously detect whether there is a newly connected peripheral storage device. 7.一种存储器集成方法,其特征在于,该存储器集成方法包括:7. A memory integration method, characterized in that the memory integration method comprises: 从多个外围储存装置分别获得多个区块文件的标头,该多个区块文件各自占据相对应的外围储存装置的至少部分剩余储存空间;obtaining headers of a plurality of block files respectively from a plurality of peripheral storage devices, each of which occupies at least part of the remaining storage space of the corresponding peripheral storage device; 收集该多个区块文件的标头的信息以判断是否所有区块文件均到齐;以及Collect the information of the headers of the plurality of block files to determine whether all the block files are in order; and 当该多个区块文件均到齐,模拟相对应的虚拟储存装置,使得主机经由列举而识别该虚拟储存装置,该虚拟储存装置的储存空间为该些至少部分剩余储存空间的总合。When the plurality of block files are all aligned, the corresponding virtual storage device is simulated so that the host can identify the virtual storage device through enumeration, and the storage space of the virtual storage device is the sum of at least part of the remaining storage space. 8.根据权利要求7所述的存储器集成方法,其特征在于,该存储器集成方法还包括:8. The memory integration method according to claim 7, wherein the memory integration method further comprises: 接收来自该主机的读取/写入指令;receiving read/write commands from the host; 判断该读取/写入指令所要传送的该多个外围储存装置;determining the plurality of peripheral storage devices to be transmitted by the read/write command; 对所要传送的该多个外围储存装置执行相对应的读取/写入操作,其中该多个区块文件对应至装置描述符,该多个区块文件的标头对应至读取/写入算法;以及performing corresponding read/write operations on the plurality of peripheral storage devices to be transferred, wherein the plurality of block files correspond to device descriptors, and the headers of the plurality of block files correspond to read/write operations algorithm; and 依据该读取/写入算法组合从该多个外围储存装置所读取的数据,并输出至该主机,其中该多个区块文件的标头的信息包括该读取/写入算法。The data read from the plurality of peripheral storage devices are combined according to the read/write algorithm and output to the host, wherein the header information of the plurality of block files includes the read/write algorithm. 9.一种存储器集成方法,其特征在于,该存储器集成方法包括:9. A memory integration method, characterized in that the memory integration method comprises: 从多个外围储存装置分别获得多个区块文件的标头,该多个区块文件各自占据相对应的外围储存装置的至少部分剩余储存空间;以及Obtaining headers of a plurality of block files from a plurality of peripheral storage devices respectively, the plurality of block files each occupying at least part of the remaining storage space of the corresponding peripheral storage device; and 依据该些标头将该些剩余储存空间模拟虚拟储存装置,使得主机经由列举而识别该虚拟储存装置,该虚拟储存装置的储存空间为该些剩余储存空间的总合。The remaining storage space is simulated as a virtual storage device according to the headers, so that the host can identify the virtual storage device through enumeration, and the storage space of the virtual storage device is the sum of the remaining storage spaces. 10.根据权利要求9所述的存储器集成方法,其特征在于,该存储器集成方法还包括:10. The memory integration method according to claim 9, further comprising: 接收来自该主机的读取/写入指令;receiving read/write commands from the host; 判断该读取/写入指令所要传送的该多个外围储存装置;determining the plurality of peripheral storage devices to be transmitted by the read/write command; 对所要传送的该多个外围储存装置执行相对应的读取/写入操作;以及performing corresponding read/write operations on the plurality of peripheral storage devices to be transferred; and 对该读取/写入指令所存取的数据进行加密/解密的操作。An operation of encrypting/decrypting the data accessed by the read/write command.
CN200910133834A 2009-04-03 2009-04-03 Memory integration device and method Expired - Fee Related CN101853213B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200910133834A CN101853213B (en) 2009-04-03 2009-04-03 Memory integration device and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200910133834A CN101853213B (en) 2009-04-03 2009-04-03 Memory integration device and method

Publications (2)

Publication Number Publication Date
CN101853213A CN101853213A (en) 2010-10-06
CN101853213B true CN101853213B (en) 2012-09-12

Family

ID=42804716

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200910133834A Expired - Fee Related CN101853213B (en) 2009-04-03 2009-04-03 Memory integration device and method

Country Status (1)

Country Link
CN (1) CN101853213B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102541623B (en) * 2011-12-20 2015-02-11 北京控制工程研究所 Memory space simulation method for embedded processor
CN107102823A (en) * 2017-05-23 2017-08-29 郑州云海信息技术有限公司 A kind of LUN integration methods between different RAID groups

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1652084A (en) * 2004-02-03 2005-08-10 株式会社日立制作所 Computer system, management device, storage device and computer device
CN1881174A (en) * 2005-05-19 2006-12-20 宏正自动科技股份有限公司 A kind of computer switcher and computer switching method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1652084A (en) * 2004-02-03 2005-08-10 株式会社日立制作所 Computer system, management device, storage device and computer device
CN1881174A (en) * 2005-05-19 2006-12-20 宏正自动科技股份有限公司 A kind of computer switcher and computer switching method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特开2007-280324A 2007.10.25

Also Published As

Publication number Publication date
CN101853213A (en) 2010-10-06

Similar Documents

Publication Publication Date Title
CN102866961B (en) There is the data of expansion and the memory dump of privacy of user protection
TW201115335A (en) Falsh memory storage system and flash memory controller and data processing method thereof
JP2007510201A (en) Data security
CN100555206C (en) A kind of device of binding computational resource and storage resources
CN102136296B (en) Method for identifying metadata format of NANDFlash memory chip
CN101853213B (en) Memory integration device and method
CN110637521B (en) A method and system for real-time data storage based on model simulation
US7949509B2 (en) Method and tool for generating simulation case for IC device
CN108334313A (en) Continuous integrating method, apparatus and code management system for large-scale SOC research and development
JP4449008B2 (en) Computer initialization system
CN108628761A (en) Atomic commands execute method and apparatus
TWI386809B (en) Apparatus and method for integrating memories
CN103348354A (en) Security verification device and security verification method
CN107085900B (en) Data processing method, device, system and POS terminal
CN201237786Y (en) Solid state hard disk based on data recovery
KR101365430B1 (en) Apparatus for state detecting of flash memory in solid state drive tester
CN115361206A (en) Encrypted program analysis method and device and electronic equipment
CN103383647A (en) Computer hardware configuration information acquiring system and method
CN103001774B (en) Method and device for managing package file
US7509548B2 (en) Method and apparatus for integrated circuit self-description
CN101251811B (en) Method and device for associating threads within non-related processes based on memory paging behaviors
CN102884513A (en) Sessions for direct attached storage devices
CN114003431B (en) Non-4 k aligned Trim data verification method, system and device for Nvme solid state disk
CN111767182B (en) SSD failure analysis method, SSD failure analysis device, SSD failure analysis computer equipment and storage medium
CN102479147B (en) Method and system for intercepting and capturing port data in WinNT operation system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120912

CF01 Termination of patent right due to non-payment of annual fee