[go: up one dir, main page]

CN101808462B - Circuit board and its manufacturing method - Google Patents

Circuit board and its manufacturing method Download PDF

Info

Publication number
CN101808462B
CN101808462B CN2009100095068A CN200910009506A CN101808462B CN 101808462 B CN101808462 B CN 101808462B CN 2009100095068 A CN2009100095068 A CN 2009100095068A CN 200910009506 A CN200910009506 A CN 200910009506A CN 101808462 B CN101808462 B CN 101808462B
Authority
CN
China
Prior art keywords
layer
activation
conductive pattern
circuit
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2009100095068A
Other languages
Chinese (zh)
Other versions
CN101808462A (en
Inventor
余丞博
黄瀚霈
张启民
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unimicron Technology Corp
Original Assignee
Unimicron Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unimicron Technology Corp filed Critical Unimicron Technology Corp
Priority to CN2009100095068A priority Critical patent/CN101808462B/en
Publication of CN101808462A publication Critical patent/CN101808462A/en
Application granted granted Critical
Publication of CN101808462B publication Critical patent/CN101808462B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Manufacturing Of Printed Wiring (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

The invention relates to a circuit board and a manufacturing method thereof. The manufacturing approach of the circuit board, including, form at least an initial insulating layer on a base plate; then, an activation procedure is carried out to change the initial insulating layer into an activated insulating layer; the activation insulating layer is provided with a surface and an activation area positioned on the surface and comprises a plurality of catalyst particles; some of the catalyst particles are activated and exposed to the activation zone; then, a conductive pattern layer is formed in the active region, and the conductive pattern layer protrudes out of the surface. The circuit board is manufactured by the manufacturing method of the circuit board.

Description

Wiring board and manufacturing approach thereof
Technical field
The invention relates to a kind of wiring board (wiring board) and manufacturing approach thereof, and particularly relevant for a kind of wiring board and manufacturing approach thereof with activation insulating barrier (activable insulation layer).
Background technology
Wiring board is the needed elements of electrical home appliances such as electronic installations (electronic device) such as mobile phone, computer and digital still camera, and TV, washing machine and refrigerator.In detail; Wiring board can carry and assembled wafers (chip), passive component (passive component; Or title passive device) with active element (active component; Or claim active member) etc. multiple electronic component (electronic component), and let these electronic components be electrically connected to each other.So, the signal of telecommunication can transmit between these electronic components, and lets above-mentioned electronic installation and electrical home appliances operate.
Summary of the invention
The objective of the invention is to, a kind of manufacturing approach of wiring board is provided, be used for making wiring board.
Another object of the present invention is to, a kind of wiring board is provided, it can be assembled with a plurality of electronic components.
The object of the invention and solve its technical problem and adopt following technical scheme to realize.The manufacturing approach of a kind of wiring board that proposes according to the present invention, it may further comprise the steps: form at least one initial insulating barrier on a substrate; Then, carry out an activation procedure, so that initial insulating barrier becomes an activation insulating barrier; The activation insulating barrier has a surface and and is positioned at the region of activation on surface, and comprises many catalyst grains, and the activation of some of them catalyst grains also is exposed in the region of activation; Then, in the region of activation, form a conductive pattern layer, wherein conductive pattern layer protrudes from the surface.
The object of the invention and solve its technical problem and also can adopt following technical measures further to realize.
In an embodiment of the present invention, these catalyst grains are a plurality of nano particles.
In an embodiment of the present invention, the material of these catalyst grains comprises at least a transition metal complex compound.
In an embodiment of the present invention, above-mentioned transition metal complex compound is transition metal oxide, transition metal nitride, transition metal misfit thing or transition metal chelate.
In an embodiment of the present invention, the material of these catalyst grains is selected from the group that transition metal oxide, transition metal nitride, transition metal misfit thing and transition metal chelate are formed.
In an embodiment of the present invention, the material of above-mentioned transition metal complex compound is selected from the group that is made up of zinc, copper, silver, gold, nickel, palladium, platinum, cobalt, rhodium, iridium, indium, iron, manganese, chromium, molybdenum, tungsten, vanadium, tantalum and titanium.
In an embodiment of the present invention, above-mentioned activation insulating barrier more comprises a high-molecular weight compounds, and these catalyst grains are distributed in the high-molecular weight compounds.
In an embodiment of the present invention, above-mentioned high-molecular weight compounds is a high molecular polymer.
In an embodiment of the present invention; The material of above-mentioned high molecular polymer is the plain polymer of epoxy resin, polyester, acrylic acid ester, fluorine, polyphenylene oxide, polyimides, phenolic resins, polysulfones, the plain polymer of silicon, two maleic acid-triazine resin (the Bismaleimide Triazine resin that is selected from by epoxy resin, upgrading; BT resin, promptly so-called BT resin), the group that formed of cyanic acid polyester, polyethylene, polycarbonate resin, propylene-butadiene-styrene copolymer compound, polyethylene terephthalate resin, polybutylene terephthalate resin, liquid crystal polymer, polyamide 6, nylon, kematal, polyphenylene sulfide and cyclic olefin copolymerized macromolecule.
In an embodiment of the present invention, above-mentioned method of carrying out activation procedure comprises initial insulating barrier is carried out laser ablation, plasma etching or mechanical processing method.
In an embodiment of the present invention, the LASER Light Source that above-mentioned laser ablation adopted is infrared laser, ultraviolet laser, PRK or far infrared laser.
In an embodiment of the present invention, above-mentioned mechanical processing method comprises the cutting of water cutter, sandblast or external form cutting.
In an embodiment of the present invention, the method for above-mentioned formation conductive pattern layer comprises wireless plating technology or chemical vapour deposition (CVD).
In an embodiment of the present invention, the method for above-mentioned formation conductive pattern layer comprises galvanoplastic.
In an embodiment of the present invention, above-mentioned initial insulating barrier also comprises these catalyst grains.
In an embodiment of the present invention; Aforesaid substrate is a circuit base plate, and circuit base plate comprises that one first line layer, second line layer with respect to first line layer, are electrically connected at the internal wiring structure between first line layer and second line layer at the dielectric layer and between first line layer and second line layer.
In an embodiment of the present invention, comprise that more at least one resin bed of formation is on substrate; Then, form initial insulating barrier on resin bed.
In an embodiment of the present invention, the method for above-mentioned formation resin bed comprises that the pressing resin bed is on substrate.
In an embodiment of the present invention, above-mentioned resin bed is for being selected from the group that is made up of film (prepreg) and blank core layer (blank core).
In an embodiment of the present invention, after forming initial insulating barrier, comprise also forming at least one conduction connecting structure (conductive connection structure) that wherein conduction connecting structure is connected between substrate and the conductive pattern layer.
In an embodiment of the present invention, above-mentioned conduction connecting structure is a conductive blind hole structures (conductive via structure).
In an embodiment of the present invention, the method for above-mentioned formation conduction connecting structure comprise carry out one boring step.
In an embodiment of the present invention, above-mentioned boring step is laser drill or machine drilling.
In an embodiment of the present invention, more be included in before the formation conductive pattern layer, form at least one resistance barrier patterned layer on substrate, wherein resistance barrier patterned layer has the pierced pattern of an exposure region of activation; Then, form conductive pattern layer in the region of activation that pierced pattern exposed; Then, remove resistance barrier patterned layer.
In an embodiment of the present invention, above-mentioned resistance barrier patterned layer is patterning photoresist layer (or claiming photoresist layer).
In an embodiment of the present invention, the method for above-mentioned formation conductive pattern layer is included in and forms before the resistance barrier patterned layer, forms at least one metal level, wherein comprehensive ground of metal level covering surfaces; Then, form resistance barrier patterned layer on metal level; Then, metal level is electroplated.
In an embodiment of the present invention, after metal level being electroplated and removed resistance barrier patterned layer, more comprise removing the part metals layer.
In an embodiment of the present invention, the above-mentioned method that removes the part metals layer comprises metal level is carried out etching.
The object of the invention and solve its technical problem and also adopt following technical scheme to realize in addition.According to a kind of wiring board that the present invention proposes, it comprises a substrate, one first activation insulating barrier, one second activation insulating barrier, one first conductive pattern layer and one second conductive pattern layer.Substrate has the lower surface of a upper surface and a relative upper surface; The first activation insulating barrier is disposed at upper surface, and has first region of activation that a first surface and is positioned at first surface; The second activation insulating barrier is disposed at lower surface, and has second region of activation that a second surface and is positioned at second surface; The first activation insulating barrier and the second activation insulating barrier all comprise many catalyst grains; First conductive pattern layer is disposed at first surface, and connects the catalyst grains that some are positioned at first region of activation, and wherein first conductive pattern layer protrudes from first surface; Second conductive pattern layer is disposed at second surface, and connects the catalyst grains that some are positioned at second region of activation, and wherein second conductive pattern layer protrudes from second surface.
The object of the invention and solve its technical problem and also can adopt following technical measures further to realize.
In an embodiment of the present invention, above-mentioned first region of activation is not more than 10 microns with respect to the degree of depth of first surface.
In an embodiment of the present invention, above-mentioned second region of activation is not more than 10 microns with respect to the degree of depth of second surface.
In an embodiment of the present invention, aforesaid substrate is a circuit base plate, and wiring board more comprises at least one first conduction connecting structure; First conduction connecting structure is disposed in the first activation insulating barrier, and is connected between first line layer of first conductive pattern layer and circuit base plate.
In an embodiment of the present invention, above-mentioned wiring board more comprises at least one second conduction connecting structure; Second conduction connecting structure is disposed in the second activation insulating barrier, and is connected between second line layer of second conductive pattern layer and circuit base plate.
In sum, utilize above-mentioned activation insulating barrier, the present invention is able to form conductive pattern layer, and then makes the wiring board that can supply a plurality of electronic component assemblings.
Above-mentioned explanation only is the general introduction of technical scheme of the present invention; Understand technological means of the present invention in order can more to know; And can implement according to the content of specification, and for let of the present invention above-mentioned with other purposes, feature and advantage can be more obviously understandable, below special act preferred embodiment; And conjunction with figs., specify as follows.
Description of drawings
Fig. 1 is the flow chart of the manufacturing approach preferred embodiment of wiring board of the present invention.
Fig. 2 A to Fig. 2 G is the sketch map of manufacturing approach of the wiring board of first embodiment of the invention.
Fig. 3 A is the sketch map of the wiring board of second embodiment of the invention.
Fig. 3 B is the sketch map of wiring board when forming resin bed among Fig. 3 A.
Fig. 4 A to Fig. 4 E is the sketch map of manufacturing approach of the wiring board of third embodiment of the invention.
Fig. 5 A to Fig. 5 H is the sketch map of manufacturing approach of the wiring board of fourth embodiment of the invention.
200,300,400,500: wiring board 210: substrate
210a: upper surface 210b: lower surface
212a: the first line layer 212b: second line layer
214: dielectric layer 220a, 320a: the first activation insulating barrier
420a, 520a: the first activation insulating barrier 220a ', 320a ': the first initial insulating barrier
220b, 320b: the second activation insulating barrier 420b, 520b: the second activation insulating barrier
220b ', 320b ': the second initial insulating barrier 222a, 422a, 522a: first surface
222b, 422b, 522b: second surface 224a, 424a, 524a: first region of activation
224b, 424b:, 524b: second region of activation 226: catalyst grains
228: high- molecular weight compounds 230a, 430a, 530a: first conductive pattern layer
230b, 430b: the second conductive pattern layer 530b: second conductive pattern layer
240a, 440a: the first conduction connecting structure 540a: first conduction connecting structure
240b, 440b: the second conduction connecting structure 540b: second conduction connecting structure
250a, 250a ': the first resistance barrier patterned layer 450a, 550a: the first resistance barrier patterned layer
250b, 250b ': the second resistance barrier patterned layer 450b, 550b: the second resistance barrier patterned layer
252a, 452a: the first pierced pattern 552a: first pierced pattern
252b, 452b: the second pierced pattern 552b: second pierced pattern
310a, 310b: resin bed 460a, 560a ': the first metal layer
460b, 560b ': the second metal level 570a: first electrodeposited coating
570b: the second electrodeposited coating B1, B3, B5: first blind hole
B2, B4, B6:: the second blind hole D: the degree of depth
Embodiment
Reach technological means and the effect that predetermined goal of the invention is taked for further setting forth the present invention; Below in conjunction with accompanying drawing and preferred embodiment, wiring board and its embodiment of manufacturing approach, structure, step, characteristic and the effect thereof that proposes according to the present invention is elaborated.
Seeing also shown in Figure 1ly, is the flow chart of the manufacturing approach preferred embodiment of wiring board of the present invention.The manufacturing approach of the wiring board of preferred embodiment of the present invention can be made single face wiring board (single-sidecircuit board), double-sided wiring board (double-side circuit board) and multilayer circuit board (multi-layer circuit board).Step of manufacturing at this wiring board comprises:
At first, form at least one initial insulating barrier (S100) on a substrate, wherein this initial insulating barrier can be a kind of dry film or wet film, and therefore initial insulating barrier can be formed on the substrate through the mode of pressing or coating.In addition, substrate can be a circuit base plate.
Initial insulating barrier comprises many catalyst grains, and wherein these catalyst grains can be a plurality of nano particles, and can be the metallic particles (metallic particle) with metal ingredient.These metallic particles have multiple variety classes, and can be activated.Specifically, before these metallic particles were not activated, the physics of these metallic particles and chemical characteristic might not be identical with metal block material (metalbulk), and for example the metallic particles of some kind was to have insulating properties before activation not.
Hold above-mentionedly, the composition of these metallic particles contains metallic atom or metal ion, and the material of these catalyst grains comprises a kind of transition metal complex compound.This transition metal complex compound for example is transition metal oxide, transition metal nitride, transition metal misfit thing or transition metal chelate, and wherein the material of transition metal complex compound for example is the combination in any that is selected from zinc, copper, silver, gold, nickel, palladium, platinum, cobalt, rhodium, iridium, indium, iron, manganese, chromium, molybdenum, tungsten, vanadium, tantalum, titanium or these metals.
In addition, the material of these catalyst grains can comprise multiple transition metal complex compound.In detail, the material of these catalyst grains can be the combination in any that is selected from transition metal oxide, transition metal nitride, transition metal misfit thing, transition metal chelate or these compounds.For instance; These catalyst grains can comprise transition metal oxide, transition metal nitride or transition metal misfit thing; Or these catalyst grains also can comprise multiple transition metal complex compounds such as transition metal oxide and transition metal misfit thing, and wherein these catalyst grains for example are cupric oxide, titanium nitride, cobalt molybdenum bimetallic nitride (Co2Mo3Nx) particle or palladium metal particle.
Initial insulating barrier also comprises a high-molecular weight compounds, and these catalyst grains are distributed in the high-molecular weight compounds.In detail; This high-molecular weight compounds can be a kind of high molecular polymer; Its material for example is the plain polymer (fluoro-polymer) of epoxy resin, polyester (polyester), acrylic acid ester, fluorine, polyphenylene oxide (polyphenyleneoxide), polyimides (polyimide), phenolic resins (phenolicresin), polysulfones (polysulfone), the plain polymer (silicone polymer) of silicon, two maleic acid-triazine resin (the bismaleimide triazine modified epoxy that is selected from epoxy resin, upgrading; Be so-called BT resin), cyanic acid polyester (cyanate ester), polyethylene (polyethylene), polycarbonate resin (polycarbonate; PC), propylene-butadiene-styrene copolymer compound (acrylonitrile-butadiene-styrene copolymer; ABS copolymer), polyethylene terephthalate resin (polyethylene terephthalate; PET), polybutylene terephthalate resin (polybutylene terephthalate; PBT), liquid crystal polymer (liquidcrystal polymers; LCP), polyamide 6 (polyamide 6, and PA 6), nylon (Nylon), kematal (polyoxymethylene, POM), polyphenylene sulfide (polyphenylene sulfide; PPS), the cyclic olefin copolymerized macromolecule (cyclic olefin copolymer, COC) or the combination in any of these macromolecular materials.
Initial insulating barrier can contact substrate, and directly is formed on the substrate.Yet initial insulating barrier is contact substrate not also, and is formed on the substrate indirectly.For example, before forming initial insulating barrier, can form at least one deck resin bed earlier on substrate, the method that wherein forms resin bed can be the pressing resin bed on substrate, and resin bed can be film or blank core layer.Afterwards, form initial insulating barrier on this resin bed.
After forming initial insulating barrier, carry out an activation procedure (S102), so that initial insulating barrier becomes an activation insulating barrier, and the activation insulating barrier comprises above-mentioned high-molecular weight compounds and is distributed in these catalyst grains in this high-molecular weight compounds.Therefore, the two structural similarity of initial insulating barrier and activation insulating barrier, and the two significant difference is: the activation insulating barrier has one surperficial and one be positioned at this surperficial region of activation, and the activation of some of them catalyst grains also is exposed in the region of activation.
Above-mentioned method of carrying out activation procedure has a variety of.The method of for example, carrying out activation procedure can be that initial insulating barrier is carried out laser ablation or plasma etching.The employed laser of above-mentioned laser ablation, the wavelength of the laser beam that it sent (laser beam) can be in the scope of visible light, infrared light or ultraviolet light.Therefore; The LASER Light Source that laser ablation adopted can be infrared laser, ultraviolet laser, garnet laser (Yttrium Aluminum Garnet, YAG laser), carbon dioxide laser, PRK (excimer laser) or far infrared laser.
The method of in addition, carrying out activation procedure also can be that initial insulating barrier is carried out mechanical processing method.In detail, this mechanical processing method can comprise the cutting of water cutter, sandblast or external form cutting, and external form cutting wherein described here can be V-type cutting (V-cut) or mill and cut (routing).Through above-mentioned mechanical processing method, the region of activation also can form.
Then, in the region of activation, form a conductive pattern layer (S104), wherein conductive pattern layer protrudes from the surface of activation insulating barrier, and conductive pattern layer comprises at least one connection pad and many cablings.The method that forms conductive pattern layer can be to adopt the chemical method that need not to apply foreign current, and it for example is wireless plating technology or chemical vapour deposition (CVD).
When conductive pattern layer is when adopting above-mentioned chemical method to form, the catalyst grains after the activation can directly produce reaction with the reactant that forms conductive pattern layer.In detail, the activation insulating barrier is being carried out in the process of laser ablation or plasma etching, laser beam and plasma all can interrupt the chemical bond (Chemical bond) of these catalyst grains in the region of activation, let these catalyst grains activation.
Secondly, conductive pattern layer can form through one deck resistance barrier patterned layer at least, and wherein resistance barrier patterned layer has a pierced pattern.In detail, before the formation conductive pattern layer, can form resistance barrier patterned layer on substrate, and resistance barrier patterned layer can be the patterning photoresist layer, it for example is wet type photoresist or dry film after the development.Then, form conductive pattern layer in pierced pattern.Afterwards, remove resistance barrier patterned layer.
In the present invention wherein among the embodiment, conductive pattern layer more can be to form through above-mentioned resistance barrier patterned layer and one deck metal level at least.In detail, at first, let the region of activation contain the surface of the activation insulating barrier that it was positioned at fully.Then, form a metal level in the region of activation of activation insulating barrier.Because the region of activation is contained the surface of the activation insulating barrier that it was positioned at fully, so metal level can cover the surface of activation insulating barrier comprehensively.
Then, form resistance barrier patterned layer on metal level, wherein the local exposing metal layer of the pierced pattern of resistance barrier patterned layer.Afterwards, metal level is electroplated, in pierced pattern, to form conductive pattern layer.Hence one can see that, and conductive pattern layer also can be to form with the galvanoplastic that apply foreign current.Afterwards, remove the part metals layer, to expose part activation insulating barrier, the method that wherein removes the part metals layer can be that metal level is carried out etching.So, conductive pattern layer is able to form.
What deserves to be mentioned is that in the present invention wherein among the embodiment, the manufacturing approach of above-mentioned wiring board more can comprise and forms at least one conduction connecting structure.In detail, conduction connecting structure is connected between substrate and the conductive pattern layer, and through conduction connecting structure, the two is able to substrate and conductive pattern layer electrically conduct.
The method that forms conduction connecting structure has a variety of.In a kind of therein method that forms conduction connecting structure, at first, carry out a boring step, to form at least one blind hole, wherein this boring step can be laser drill or machine drilling.Afterwards, carry out wireless plating technology or galvanoplastic, to form conduction connecting structure in blind hole.Therefore, conduction connecting structure can be a kind of conductive blind hole structures that is positioned at blind hole, and it for example is hollow conductive pole or solid conductive pole.
In order to specify characteristic of the present invention, below enumerate some embodiment, and cooperate graphic, to describe.
" first embodiment "
Seeing also shown in Fig. 2 A to Fig. 2 G, is the sketch map of manufacturing approach of the wiring board of first embodiment of the invention.Please consult Fig. 2 G earlier, introduce the characteristic of the wiring board 200 of present embodiment earlier in structure aspects at this.Wiring board 200 comprises a substrate 210, multilayer activation insulating barrier and multilayer conductive patterned layer.These activation insulating barriers comprise one first activation insulating barrier 220a and one second activation insulating barrier 220b, and these conductive pattern layer comprise one first conductive pattern layer 230a and one second conductive pattern layer 230b.
Substrate 210 has a upper surface 210a and a lower surface 210b, and upper surface 210a is with respect to lower surface 210b, and wherein the first activation insulating barrier 220a is disposed at upper surface 210a, and the second activation insulating barrier 220b is disposed at lower surface 210b.Substrate 210 can be a kind of circuit base plate, and it comprises that one first line layer 212a, one second line layer 212b, a dielectric layer 214 and are electrically connected at the internal wiring structure (not illustrating) between the first line layer 212a and the second line layer 212b.The first line layer 212a is with respect to the second line layer 212b, and dielectric layer 214 is between the first line layer 212a and the second line layer 212b.
The internal wiring structure can comprise at least one conduction connecting structure and one deck internal wiring layer at least; Wherein the internal wiring layer electrically connects this conduction connecting structure, and conduction connecting structure for example is conductive blind hole structures, conductivity through-hole structure (conductive through hole structure) or conduction buried via hole structure (conductive buried hole structure).
Because above-mentioned conduction connecting structure and internal wiring layer are all the structure that has the convention wiring board that common knowledge the knowledgeable known in the affiliated technical field of the present invention; Therefore; Even if the graphic internal wiring structure that do not show has the concrete characteristic that common knowledge the knowledgeable still can also clearly learn the internal wiring structure easily in the technical field under the present invention.
The first activation insulating barrier 220a has the first region of activation 224a that a first surface 222a and is positioned at first surface 222a; And the second activation insulating barrier 220b has the second region of activation 224b that a second surface 222b and is positioned at second surface 222b, and wherein the first activation insulating barrier 220a and the second activation insulating barrier 220b all comprise many catalyst grains 226.
These catalyst grains 226 can be a plurality of nano particles; And the material of these catalyst grains 226 can comprise at least a transition metal complex compound; Its material is selected from by zinc, copper, silver, gold, nickel, palladium, platinum, cobalt, rhodium, iridium, indium, iron, manganese, chromium, molybdenum, tungsten, vanadium, tantalum and titanium, or the group that forms of these metals.Therefore, catalyst grains 226 can be the nano particle with metal ingredient.
In addition; Above-mentioned transition metal complex compound can be transition metal oxide, transition metal nitride, transition metal misfit thing or transition metal chelate, and the material of these catalyst grains 226 for example is the combination in any that is selected from transition metal oxide, transition metal nitride, transition metal misfit thing, transition metal chelate or these compounds.
The two more comprises a high-molecular weight compounds 228 the first activation insulating barrier 220a and the second activation insulating barrier 220b, and these catalyst grains 226 are distributed in the high-molecular weight compounds 228.High-molecular weight compounds 228 can be a high molecular polymer, and its material is the epoxy resin that is selected from epoxy resin, upgrading, polyester, acrylic acid ester, the plain polymer of fluorine, polyphenylene oxide, polyimides, phenolic resins, polysulfones, the plain polymer of silicon, two maleic acid-triazine resin (being the BT resin), cyanic acid polyester, polyethylene, polycarbonate resin, propylene-butadiene-styrene copolymer compound, polyethylene terephthalate resin, polybutylene terephthalate resin, liquid crystal polymer, polyamide 6, nylon, kematal, polyphenylene sulfide, the cyclic olefin copolymerization is high or the combination in any of these macromolecular materials.
The first conductive pattern layer 230a is disposed at first surface 222a, and connects some catalyst grains that are positioned at the first region of activation 224a 226, and wherein the first conductive pattern layer 230a protrudes from first surface 222a.The second conductive pattern layer 230b is disposed at second surface 222b, and connects some catalyst grains that are positioned at the second region of activation 224b 226, and wherein the second conductive pattern layer 230b protrudes from second surface 222b.The first conductive pattern layer 230a and the second conductive pattern layer 230b the two all comprise a plurality of in order to the connection pad that is connected electronic component and the cabling of many delivered currents.
In addition, wiring board 200 more can comprise a plurality of conduction connecting structures, and it comprises at least one first conduction connecting structure 240a and at least one second conduction connecting structure 240b.The first conduction connecting structure 240a is disposed among the first activation insulating barrier 220a, and is connected between the first line layer 212a of the first conductive pattern layer 230a and substrate 210.The second conduction connecting structure 240b is disposed among the second activation insulating barrier 220b, and is connected between the second line layer 212b of the second conductive pattern layer 230b and substrate 210.
In the present embodiment, the first conduction connecting structure 240a and the second conduction connecting structure 240b can be a kind of conductive blind hole structures all, and this conductive blind hole structures for example is a kind of hollow conductive pole, shown in Fig. 2 G.Through the first conduction connecting structure 240a and the second conduction connecting structure 240b, the two can electrically conduct the first conductive pattern layer 230a and the second conductive pattern layer 230b with substrate 210.
What deserves to be mentioned is that in the embodiment that other do not illustrate, the quantity of the conduction connecting structure that wiring board 200 is included can be merely one.That is to say that the two total quantity of the first conduction connecting structure 240a that wiring board 200 is included and the second conduction connecting structure 240b can be merely one.Therefore, the two total quantity of the first conduction connecting structure 240a shown in Fig. 2 G and the second conduction connecting structure 240b is merely and illustrates, and non-limiting the present invention.
More than introduce the characteristic of the wiring board 200 of present embodiment in structure aspects.Next will cooperate Fig. 2 A to Fig. 2 G to introduce the manufacturing approach of wiring board 200.
Please consult Fig. 2 A earlier; In the manufacturing approach of wiring board 200, at first, form at least one initial insulating barrier; Promptly form one first initial insulating barrier 220a ' in the upper surface 210a of substrate 210, and form one second initial insulating barrier 220b ' in the lower surface 210b of substrate 210.The first initial insulating barrier 220a ' and the second initial insulating barrier 220b ' can be formed on the substrate 210 the two through the mode of pressing or coating.In addition, the first initial insulating barrier 220a ' and the second initial insulating barrier 220b ' the two also comprise high-molecular weight compounds 228 and be distributed in these catalyst grains 226 in the high-molecular weight compounds 228.
See also Fig. 2 B, then, carry out a boring step, to form at least one first blind hole B1 and at least one second blind hole B2, wherein the first blind hole B1 and the second blind hole B2 form with laser drill or machine drilling.The first blind hole B1 is arranged in the first initial insulating barrier 220a ', and the second blind hole B2 is arranged in the second initial insulating barrier 220b '.The first blind hole B1 is local to expose the first line layer 212a, and the local second line layer 212b that exposes of the second blind hole B2.
See also Fig. 2 C, then, forming at least, one deck resistance hinders patterned layer on substrate 210.In detail; The flow process that forms resistance barrier patterned layer comprises that forming one first hinders barrier patterned layer 250a on the first initial insulating barrier 220a '; Form one second resistance barrier patterned layer 250b on the second initial insulating barrier 220b '; Wherein the first resistance barrier patterned layer 250a and the second resistance barrier patterned layer 250b all can be the patterning photoresist layer, and it for example is wet type photoresist or dry film after developing.
Hold above-mentionedly, the first resistance barrier patterned layer 250a has one first pierced pattern 252a, and the local first initial insulating barrier 220a ' that exposes of the first pierced pattern 252a.The second resistance barrier patterned layer 250b has one second pierced pattern 252b, and the local second initial insulating barrier 220b ' that exposes of the second pierced pattern 252b.In addition, the first pierced pattern 252a more exposes the first line layer 212a that the whole first blind hole B1 and the first blind hole B1 are exposed, and the second pierced pattern 252b more exposes the second line layer 212b that the whole second blind hole B2 and the second blind hole B2 are exposed.
See also Fig. 2 C and Fig. 2 D, then, carry out activation procedure, let the first initial insulating barrier 220a ' become the first activation insulating barrier 220a, the second initial insulating barrier 220b ' becomes the second activation insulating barrier 220b.The method of carrying out activation procedure can be that the first initial insulating barrier 220a ' and the second initial insulating barrier 220b ' are carried out laser ablation, plasma etching or mechanical processing method; Wherein this mechanical processing method comprises the cutting of water cutter, sandblast or external form cutting (for example be the V-type cutting or mill and cut), and the LASER Light Source that above-mentioned laser ablation adopted can be infrared laser, ultraviolet laser, garnet laser (YAGlaser), carbon dioxide laser, PRK or far infrared laser.
When the first initial insulating barrier 220a ' and the second initial insulating barrier 220b ' are carried out laser ablation or plasma etching; Can the first resistance barrier patterned layer 250a and second resistance be hindered patterned layer 250b as shade; And use laser beam or plasma to come the first initial insulating barrier 220a ' and the second initial insulating barrier 220b ' are done comprehensive ablation or etching; Let the first region of activation 224a be formed at the first pierced pattern 252a, the second region of activation 224b is formed among the second pierced pattern 252b.
See also Fig. 2 E, it is the enlarged drawing of the first region of activation 224a among Fig. 2 D.After carrying out above-mentioned laser ablation or plasma etching, the part first initial insulating barrier 220a ' can be removed and form the first region of activation 224a.That is to say that the first region of activation 224a is a kind of depression, and the first region of activation 224a can be to be not more than 10 microns with respect to the depth D of first surface 222a, promptly depth D is equal to or less than 10 microns.In like manner, the second region of activation 224b can also be a kind of depression, and the second region of activation 224b also can be to be not more than 10 microns with respect to the degree of depth of second surface 222b.
Please consult Fig. 2 C and Fig. 2 D once more; Because present embodiment is under the first resistance barrier patterned layer 250a and the condition of the second resistance barrier patterned layer 250b as shade; Use laser beam or plasma to come the first initial insulating barrier 220a ' and the second initial insulating barrier 220b ' are done comprehensive ablation or etching; So part first resistance barrier patterned layer 250a and the ablated or etching of the part second resistance barrier patterned layer 250b meeting; And the first resistance barrier patterned layer 250a ' that forms thinner thickness hinders barrier patterned layer 250b ' with second, shown in Fig. 2 D.
In addition; Because the first pierced pattern 252a can expose the whole first blind hole B1; And the second pierced pattern 252b can expose the whole second blind hole B2 (shown in Fig. 2 C); Therefore after carrying out activation procedure, some catalyst grains 226 can activation and be exposed to the first blind hole B1 and the second blind hole B2 in, shown in Fig. 2 D.In other words, the activation procedure of present embodiment not only can let some catalyst grains 226 activation and be exposed to the first region of activation 224a and the second region of activation 224b in, also let simultaneously other catalyst grains 226 activation and be exposed to the first blind hole B1 and the second blind hole B2 in.
See also Fig. 2 F; Then; In the first region of activation 224a, form the first conductive pattern layer 230a; And in the second region of activation 224b, form the second conductive pattern layer 230b, wherein the first conductive pattern layer 230a is formed among the first pierced pattern 252a, and the second conductive pattern layer 230b is formed among the second pierced pattern 252b.The method that forms the first conductive pattern layer 230a and the second conductive pattern layer 230b can be to adopt the chemical method that need not to apply foreign current, and it for example is wireless plating technology or chemical vapour deposition (CVD).
In detail; When carrying out chemical methodes such as above-mentioned wireless plating technology or chemical vapour deposition (CVD); The catalyst grains 226 that is positioned at after these activation of the first region of activation 224a and the second region of activation 224b can directly produce reaction with the reactant that forms the first conductive pattern layer 230a and the second conductive pattern layer 230b, to form the first conductive pattern layer 230a and the second conductive pattern layer 230b further.
For instance; When the first conductive pattern layer 230a and the second conductive pattern layer 230b are when being formed by wireless plating technology; The first activation insulating barrier 220a and the second activation insulating barrier 220b can directly be immersed in electroplate liquid; And do not need extra formation Seed Layer (seed layer), can in the first region of activation 224a and the second region of activation 224b, form the first conductive pattern layer 230a and the second conductive pattern layer 230b.
Because some catalyst grains 226 activation and be exposed to the first blind hole B1 and the second blind hole B2 in; Therefore when forming the first conductive pattern layer 230a and the second conductive pattern layer 230b, the first conduction connecting structure 240a and the second conduction connecting structure 240b also can be formed at respectively among the first blind hole B1 and the second blind hole B2 simultaneously.That is to say that the two can form the first conductive pattern layer 230a and the first conduction connecting structure 240a simultaneously, and the second conductive pattern layer 230b and the second conduction connecting structure 240b the two can form simultaneously.
See also Fig. 2 F and Fig. 2 G; After the first conductive pattern layer 230a, the second conductive pattern layer 230b, the first conduction connecting structure 240a and the second conduction connecting structure 240b form; Remove resistance barrier patterned layer; Promptly remove the first resistance barrier patterned layer 250a ' and the second resistance barrier patterned layer 250b ', let the first surface 222a of the first activation insulating barrier 220a and the second surface 222b of the second activation insulating barrier 220b be able to expose out.So far, wiring board 200 has been made completion basically.
In addition, in the embodiment that other do not illustrate, more can form welding resisting layer (solder mask), wherein one deck welding resisting layer is formed at first surface 222a, and another layer welding resisting layer is formed at second surface 222b.These welding resisting layers can expose the two a plurality of connection pads of the first conductive pattern layer 230a and the second conductive pattern layer 230b.Secondly, these welding resisting layers more can fill up these the first blind hole B1 and the second blind hole B2.In addition, the type of these welding resisting layers can be welding resisting layer definition (Solder Mask Define, SMD) or the definition of non-welding resisting layer (Non-Solder Mask Define, SMD).
What deserves to be mentioned is that the wiring board 200 shown in Fig. 2 G is a kind of four layers of wiring board, and Fig. 2 A to Fig. 2 G discloses this Layer increasing method manufacturing approach with four layers of wiring board of double-sided substrate.Yet the manufacturing approach of present embodiment can also be made single face wiring board and multilayer circuit board.That is to say that in the embodiment that other do not illustrate, wiring board 200 also can be a kind of single face wiring board or multilayer circuit board.Therefore, wiring board 200 that Fig. 2 A to Fig. 2 G is disclosed and manufacturing approach thereof are merely and illustrate, and non-limiting the present invention.
" second embodiment "
Fig. 3 A is the sketch map of the wiring board of second embodiment of the invention.See also Fig. 3 A, introduce the characteristic of the wiring board 300 of present embodiment earlier in structure aspects at this.With regard to structure, the wiring board 300 of present embodiment is similar with the wiring board 200 of first embodiment, and the significant difference between the two is: wiring board 300 more comprises one deck resin bed at least, and this resin bed is disposed between substrate and the activation insulating barrier.
Particularly, wiring board 300 comprises substrate 210, one first activation insulating barrier 320a, one second activation insulating barrier 320b, multi-layer resinous layer 310a and 310b, the first conductive pattern layer 230a, the second conductive pattern layer 230b, at least one first conduction connecting structure 240a and at least one second conduction connecting structure 240b.
Hold above-mentioned; The two the first activation insulating barrier 220a of material and first embodiment of the first activation insulating barrier 320a and the second activation insulating barrier 320b is identical with the second activation insulating barrier 220b, and promptly the two all comprises high-molecular weight compounds 228 and is distributed in a plurality of catalyst grains 226 in the high-molecular weight compounds 228.
Resin bed 310a is disposed between the first activation insulating barrier 320a and the substrate 210, and resin bed 310b then is disposed between the second activation insulating barrier 320b and the substrate 210.In the present embodiment, these resin beds 310a, 310b can be the blank core layers of multi-disc film or multilayer, and these resin beds 310a, 310b can strengthen the structure of wiring board 300.
Fig. 3 B is the sketch map of wiring board when forming resin bed among Fig. 3 A, sees also Fig. 3 B, and the manufacturing approach of the wiring board of present embodiment is identical with first embodiment substantially, and the difference part is to form resin bed 310a, 310b.In detail; In the manufacturing approach of wiring board 300; At first; Form resin bed 310a on the upper surface 210a of substrate 210, form resin bed 310b on the lower surface 210b of substrate 210, the method that wherein forms resin bed 310a, 310b can be that pressing resin bed 310a, 310b are on substrate 210.
Then; Form the first initial insulating barrier 320a ' on resin bed 310a; Form the second initial insulating barrier 320b ' on resin bed 310b; Wherein the two formation method of the first initial insulating barrier 320a ' and the second initial insulating barrier 320b ' is identical with the second initial insulating barrier 220b ' with the first initial insulating barrier 220a ' among first embodiment, so no longer repeat to introduce.
What deserves to be mentioned is that the first initial insulating barrier 320a ' and resin bed 310a can be formed at the upper surface 210a of substrate 210 simultaneously, and the second initial insulating barrier 320b ' and resin bed 310b can be formed at the lower surface 210b of substrate 210 simultaneously.For example, the first initial insulating barrier 320a ' and resin bed 310a can be pressed on the upper surface 210a of substrate 210 simultaneously, and the second initial insulating barrier 320b ' and resin bed 310b also can be pressed on the lower surface 210b of substrate 210 simultaneously.
Next, as the flow process shown in Fig. 2 B to Fig. 2 G in first enforcement, the step of holing and activation procedure, and form the first conductive pattern layer 230a, the second conductive pattern layer 230b, the first conduction connecting structure 240a and the second conduction connecting structure 240b.Above-mentioned boring step, activation procedure and the first conductive pattern layer 230a, the second conductive pattern layer 230b, the first conduction connecting structure 240a are all identical with first embodiment with the formation method of the second conduction connecting structure 240b, so no longer repeat to introduce.
" the 3rd embodiment "
Fig. 4 A to Fig. 4 E is the sketch map of manufacturing approach of the wiring board of third embodiment of the invention, and wherein the manufacturing approach of the 3rd embodiment is similar with first embodiment, will lay particular stress on the difference of introducing the present embodiment and first embodiment below therefore.
Please consult Fig. 4 A earlier; Carry out activation procedure and form one first blind hole B3 and one second blind hole B4 in the first initial insulating barrier and the second initial insulating barrier after; The local respectively first line layer 212a and the second line layer 212b that exposes substrate 210 of the first blind hole B3 and the second blind hole B4, and some catalyst grains 226 activation and be exposed in the first blind hole B3 and in the second blind hole B4.
The first activation insulating barrier 420a and the second activation insulating barrier 420b all comprise high-molecular weight compounds 228 and many catalyst grains 226 that are distributed in high-molecular weight compounds 228; Wherein the first activation insulating barrier 420a has the first region of activation 424a that a first surface 422a and is positioned at first surface 422a, and the second activation insulating barrier 420b has the second region of activation 424b that a second surface 422b and is positioned at second surface 422b.Some catalyst grains 226 activation and be exposed to the first region of activation 424a and the second region of activation 424b in.
The first region of activation 424a is contained whole first surface 422a, and the second region of activation 424b is contained whole second surface 422b.Therefore, exposed catalyst grains 226 is distributed in whole first surface 422a and second surface 422b, shown in Fig. 4 A.The method that forms the first region of activation 424a and the second region of activation 424b has multiple.For instance, when activation procedure adopts laser ablation or plasma etching, use laser beam or plasma is ablated or whole first surface 422a of etching and whole second surface 422b, to form the first region of activation 424a and the second region of activation 424b.
See also Fig. 4 B; Then; Form a first metal layer 460a in first surface 422a; And one second metal level 460b in second surface 422b, the method that wherein forms the first metal layer 460a and the second metal level 460b can be to adopt the chemical method need not to apply foreign current, it for example is wireless plating technology or chemical vapour deposition (CVD).In addition; Because the first region of activation 424a and the second region of activation 424b are contained whole first surface 422a and whole second surface 422b; Therefore the first metal layer 460a covers first surface 422a comprehensively, and the second metal level 460b covers second surface 422b comprehensively.
Secondly since some catalyst grains 226 activation and be exposed in the first blind hole B3 with the second blind hole B4 in, so the first metal layer 460a more is formed in the first blind hole B3, and the second metal level 460b more is formed in the second blind hole B4.The first metal layer 460a covers the first blind hole B3 comprehensively, and the second metal level 460b covers the second blind hole B4 comprehensively, and wherein the first metal layer 460a does not fill up the first blind hole B3, and the second metal level 460b does not fill up the second blind hole B4 yet.
See also Fig. 4 C, then, form one first resistance barrier patterned layer 450a on the first metal layer 460a, and form one second resistance barrier patterned layer 450b on the second metal level 460b.The first resistance barrier patterned layer 450a has local first a pierced pattern 452a who exposes the first metal layer 460a, and the second resistance barrier patterned layer 450b has the second pierced pattern 452b of local second a metal level 460b of exposure.The two material and formation method of the first resistance barrier patterned layer 450a and the second resistance barrier patterned layer 450b is all identical with first embodiment, so no longer repeat introduction.
See also Fig. 4 D; After the first resistance barrier patterned layer 450a and the second resistance barrier patterned layer 450b formation; The first metal layer 460a and the second metal level 460b are electroplated; With form one first conductive pattern layer 430a in the first pierced pattern 452a the first metal layer 460a that exposes of part, form one second conductive pattern layer 430b in the second metal level 460b of the local exposure of second pierced pattern 452b institute.Therefore, the first conductive pattern layer 430a and one second conductive pattern layer 430b the two be to form with the galvanoplastic that apply foreign current.
When forming the first conductive pattern layer 430a and the second conductive pattern layer 430b; Pass through galvanoplastic; Form one first conduction connecting structure 440a simultaneously in the first blind hole B3; Form one second conduction connecting structure 440b in the 4th blind hole B4, wherein the first conduction connecting structure 440a is connected between the first line layer 212a of the first conductive pattern layer 430a and substrate 210, and the second conduction connecting structure 440b is connected between the second line layer 212b of the second conductive pattern layer 430b and substrate 210.
In the present embodiment, the first conduction connecting structure 440a and the second conduction connecting structure 440b can be a kind of conductive blind hole structures all, and this conductive blind hole structures for example is a kind of solid conductive pole, shown in Fig. 4 D.Through the first conduction connecting structure 440a and the second conduction connecting structure 440b, the two all can electrically conduct the first conductive pattern layer 430a and the second conductive pattern layer 430b with substrate 210.
See also Fig. 4 D and Fig. 4 E, then, remove the first resistance barrier patterned layer 450a and the second resistance barrier patterned layer 450b, let the first metal layer 460a and the second metal level 460b all be able to expose out.Afterwards, remove part the first metal layer 460a and the part second metal level 460b, exposing first surface 422a and second surface 422b, and avoid the first conductive pattern layer 430a and the second conductive pattern layer 430b to be short-circuited.In addition, the method that removes part the first metal layer 460a and the part second metal level 460b can be that the first metal layer 460a and the second metal level 460b are carried out etching.
After removing part the first metal layer 460a and the part second metal level 460b; Basically, a kind of wiring board 400 of substrate 210, the first activation insulating barrier 420a, the second activation insulating barrier 420b, the first conductive pattern layer 430a, the second conductive pattern layer 430b, the first conduction connecting structure 440a and the second conduction connecting structure 440b that comprises has been accomplished.
What deserves to be mentioned is that resin bed 310a, 310b among second embodiment all can be applied among the 3rd embodiment.In detail, in the embodiment that other do not illustrate, before forming the first initial insulating barrier and the second initial insulating barrier, can form the upper surface 210a of one deck resin bed earlier, form the lower surface 210b of another layer resin bed in substrate 210 in substrate 210.Afterwards, form the first initial insulating barrier and the second initial insulating barrier on these resin beds.The material of above-mentioned resin bed is all identical with second embodiment with the formation method, so no longer repeat to introduce.
" the 4th embodiment "
Fig. 5 A to Fig. 5 H is the sketch map of manufacturing approach of the wiring board of fourth embodiment of the invention, and wherein the manufacturing approach of the wiring board of the 4th embodiment is similar with the 3rd embodiment, and the two significant difference is: the opportunity that forms blind hole is different.Below will lay particular stress on the difference of introducing present embodiment and the 3rd embodiment.
See also Fig. 5 A, after carrying out activation procedure, the first activation insulating barrier 520a and the second activation insulating barrier 520b all form.The first activation insulating barrier 520a and the second activation insulating barrier 520b all comprise high-molecular weight compounds 228 and many catalyst grains 226 that are distributed in high-molecular weight compounds 228; Wherein the first activation insulating barrier 520a has the first region of activation 524a that a first surface 522a and is positioned at first surface 522a, and the second activation insulating barrier 520b has the second region of activation 524b that a second surface 522b and is positioned at second surface 522b.Some catalyst grains 226 activation also are exposed to the first region of activation 524a and the second region of activation 524b.
Hold above-mentionedly, the first region of activation 524a is contained whole first surface 522a, and the second region of activation 524b is contained whole second surface 522b.That is to say that exposed catalyst grains 226 is distributed in whole first surface 522a and second surface 522b, shown in Fig. 5 A, and it is identical with the 3rd embodiment with the method for the second region of activation 524b to form the first region of activation 524a, so no longer repeat to introduce.
See also Fig. 5 B; Then, form a first metal layer 560a in first surface 522a, and one second metal level 560b is in second surface 522b; Wherein the first metal layer 560a covers first surface 522a comprehensively, and the second metal level 560b covers second surface 522b comprehensively.In addition, formation the first metal layer 560a is identical with the 3rd embodiment with the method for the second metal level 560b.
See also Fig. 5 C; Then; Form one first blind hole B5 in the first activation insulating barrier 520a and the first metal layer 560a; Form one second blind hole B6 in the second activation insulating barrier 520b and the second metal level 560b, wherein the two formation method of the first blind hole B5 and the second blind hole B6 is identical with the 3rd embodiment.The local first line layer 212a that exposes substrate 210 of the first blind hole B5, and the local second line layer 212b that exposes substrate 210 of the second blind hole B6.
See also Fig. 5 C and Fig. 5 D; Then; Reduce the first metal layer 560a and second the two thickness of metal level 560b; To form the first metal layer 560a ' and the second metal level 560b ', the method that wherein reduces the first metal layer 560a and second the two thickness of metal level 560b can be that the first metal layer 560a and the second metal level 560b are carried out etching.
Mandatory declaration be that the flow process of the above-mentioned minimizing the first metal layer 560a and second the two thickness of metal level 560b is the selectivity flow process in the present embodiment, is not to be necessary flow process.Therefore, in other embodiments, the first metal layer 560a and second the two thickness of metal level 560b can reduce.
See also Fig. 5 E, then, form one first electrodeposited coating 570a and one second electrodeposited coating 570b.The first electrodeposited coating 570a covers the surface of the first blind hole B5, and the second electrodeposited coating 570b covers the surface of the second blind hole B6, and wherein the first electrodeposited coating 570a connects the first metal layer 560a ', and the second electrodeposited coating 570b connects the second metal level 560b '.
Hold above-mentioned; The first electrodeposited coating 570a and the second electrodeposited coating 570b can adopt wireless plating technology to form; Therefore in the process that forms the first electrodeposited coating 570a and the second electrodeposited coating 570b, the thickness of the first metal layer 560a ' and the second metal level 560b ' meeting thickening is shown in Fig. 5 E.
See also Fig. 5 F; After forming the first electrodeposited coating 570a and the second electrodeposited coating 570b; Form one first resistance barrier patterned layer 550a on the first metal layer 560a '; Form one second resistance barrier patterned layer 550b on the second metal level 560b ', wherein to hinder the two material and formation method of patterned layer 550b all identical with the 3rd embodiment for the first resistance barrier patterned layer 550a and second resistance.
Hold above-mentionedly, the first resistance barrier patterned layer 550a has one first pierced pattern 552a, and the second resistance barrier patterned layer 550b has one second pierced pattern 552b.The first pierced pattern 552a exposes the first electrodeposited coating 570a fully, and the local the first metal layer 560a ' that exposes.The second pierced pattern 552b exposes the second electrodeposited coating 570b fully, and the local second metal level 560b ' that exposes.
See also Fig. 5 F and Fig. 5 G; Then; The first electrodeposited coating 570a and the second electrodeposited coating 570b are electroplated, to form one first conductive pattern layer 530a, one second conductive pattern layer 530b, one first conduction connecting structure 540a and one second conduction connecting structure 540b.The first conductive pattern layer 530a be formed at the first pierced pattern 552a the local the first metal layer 560a ' that exposes, and the second conductive pattern layer 530b is the second metal level 560b ' that is formed at the local exposure of second pierced pattern 552b institute.
The first conduction connecting structure 540a is formed among the first blind hole B5; And the second conduction connecting structure 540b is formed among the second blind hole B6; Wherein the first conduction connecting structure 540a is connected between the first conductive pattern layer 530a and the first line layer 212a, and the second conduction connecting structure 540b is connected between the second conductive pattern layer 530b and the second line layer 212b.
See also Fig. 5 G and Fig. 5 H, then, remove the first resistance barrier patterned layer 550a and the second resistance barrier patterned layer 550b, the first metal layer 560a ' and the second metal level 560b ' all can exposed out.Afterwards; Remove part the first metal layer 560a ' and the part second metal level 560b '; To expose first surface 522a and second surface 522b; And avoid the first conductive pattern layer 530a and the second conductive pattern layer 530b to be short-circuited, it is identical with the 3rd embodiment with the method for the part second metal level 560b ' wherein to remove part the first metal layer 560a '.
Removing part the first metal layer 560a ' and the part second metal level 560b ' afterwards; Basically, a kind of wiring board 500 of substrate 210, the first activation insulating barrier 520a, the second activation insulating barrier 520b, the first conductive pattern layer 530a, the second conductive pattern layer 530b, the first conduction connecting structure 540a and the second conduction connecting structure 540b that comprises has been made completion.In addition, resin bed 310a, 310b among second embodiment all can be applied among the 4th embodiment, and the method for using discloses in the aforementioned embodiment, so no longer repeat to introduce.
In sum; Utilize above-mentioned activation insulating barrier (the for example first activation insulating barrier and the second activation insulating barrier); The present invention is able to form the conductive pattern layer (for example first conductive pattern layer and second conductive pattern layer) that comprises many cablings and a plurality of connection pads, and then makes the wiring board that can supply a plurality of electronic component assemblings.Through wiring board of the present invention, the signal of telecommunication can transmit between these electronic components, and then lets electronic installation or electrical appliance be able to running.
The above only is preferred embodiment of the present invention, is not the present invention is done any pro forma restriction; Though the present invention discloses as above with preferred embodiment; Yet be not in order to limiting the present invention, anyly be familiar with the professional and technical personnel, in not breaking away from technical scheme scope of the present invention; When the method for above-mentioned announcement capable of using and technology contents are made a little change or be modified to the equivalent embodiment of equivalent variations; In every case be the content that does not break away from technical scheme of the present invention, to any simple modification, equivalent variations and modification that above embodiment did, all still belong in the scope of technical scheme of the present invention according to technical spirit of the present invention.

Claims (15)

1.一种线路板的制造方法,其特征在于其包括以下步骤:1. A method for manufacturing a circuit board, characterized in that it comprises the following steps: 形成至少一初始绝缘层于一基板上,其中该初始绝缘层包括多颗触媒颗粒,这些触媒颗粒的材料包括一种过渡金属配位化合物,所述的基板为一线路基板,且该线路基板包括一第一线路层、一相对于该第一线路层的第二线路层、一位于该第一线路层与该第二线路层之间的介电层以及一电性连接于该第一线路层与该第二线路层之间的内部线路结构;At least one initial insulating layer is formed on a substrate, wherein the initial insulating layer includes a plurality of catalyst particles, the material of these catalyst particles includes a transition metal coordination compound, the substrate is a circuit substrate, and the circuit substrate includes A first circuit layer, a second circuit layer opposite to the first circuit layer, a dielectric layer between the first circuit layer and the second circuit layer, and an electrical connection to the first circuit layer and the internal circuit structure between the second circuit layer; 在形成该初始绝缘层之后,还包括形成至少一导电连接结构,其中该导电连接结构电性连接于该线路基板与该导电图案层之间;After forming the initial insulating layer, it also includes forming at least one conductive connection structure, wherein the conductive connection structure is electrically connected between the circuit substrate and the conductive pattern layer; 进行一活化程序,活化程序是指触媒颗粒化学键被打断的程序,以使该初始绝缘层变成一活化绝缘层,该活化绝缘层具有一表面以及一位于该表面的活化区,并包括该些触媒颗粒,其中该活化绝缘层表面的一些触媒颗粒化学键被打断,并裸露于该活化区内;An activation process is carried out. The activation process refers to the process in which the chemical bonds of the catalyst particles are broken, so that the initial insulating layer becomes an activated insulating layer. The activated insulating layer has a surface and an activation area located on the surface, and includes the Some catalyst particles, wherein the chemical bonds of some catalyst particles on the surface of the active insulating layer are broken and exposed in the activation area; 在该活化区内形成一导电图案层,其中该导电图案层凸出于该表面;以及forming a conductive pattern layer in the active area, wherein the conductive pattern layer protrudes from the surface; and 形成至少一导电连接结构,其中该导电连接结构电性连接于该线路基板与该导电图案层之间。At least one conductive connection structure is formed, wherein the conductive connection structure is electrically connected between the circuit substrate and the conductive pattern layer. 2.根据权利要求1所述的线路板的制造方法,其特征在于其中所述的活化绝缘层还包括一高分子量化合物,而所述触媒颗粒分布于该高分子量化合物中。2 . The method for manufacturing a circuit board according to claim 1 , wherein the activated insulating layer further comprises a high molecular weight compound, and the catalyst particles are distributed in the high molecular weight compound. 3 . 3.根据权利要求1所述的线路板的制造方法,其特征在于其中所述的进行该活化程序的方法包括对该初始绝缘层进行激光烧蚀、等离子体蚀刻或机械加工法。3 . The method for manufacturing a circuit board according to claim 1 , wherein the method for performing the activation procedure includes performing laser ablation, plasma etching or mechanical processing on the initial insulating layer. 4 . 4.根据权利要求1所述的线路板的制造方法,其特征在于其中所述的形成该导电图案层的方法包括无电电镀法、化学气相沉积或电镀法。4. The method for manufacturing a circuit board according to claim 1, wherein the method for forming the conductive pattern layer comprises electroless plating, chemical vapor deposition or electroplating. 5.根据权利要求1所述的线路板的制造方法,其特征在于其还包括:5. The manufacturing method of circuit board according to claim 1, is characterized in that it also comprises: 形成至少一树脂层于该基板上;以及forming at least one resin layer on the substrate; and 形成该初始绝缘层于该树脂层上。The initial insulating layer is formed on the resin layer. 6.根据权利要求5所述的线路板的制造方法,其特征在于其中所述的树脂层为选自由胶片以及空白核心层所组成的群组其中之一。6. The method for manufacturing a circuit board according to claim 5, wherein the resin layer is one selected from the group consisting of a film and a blank core layer. 7.根据权利要求1所述的线路板的制造方法,其特征在于其还包括:7. The manufacturing method of circuit board according to claim 1, is characterized in that it also comprises: 在形成该导电图案层以前,形成至少一阻障图案层于该基板之上,其中该阻障图案层具有一暴露该活化区的镂空图案;Before forming the conductive pattern layer, at least one barrier pattern layer is formed on the substrate, wherein the barrier pattern layer has a hollow pattern exposing the active region; 形成该导电图案层于该镂空图案所暴露的该活化区内;以及forming the conductive pattern layer in the active region exposed by the hollow pattern; and 移除该阻障图案层。The barrier pattern layer is removed. 8.根据权利要求7所述的线路板的制造方法,其特征在于其中所述的形成该导电图案层的方法包括:8. The method for manufacturing a wiring board according to claim 7, wherein the method for forming the conductive pattern layer comprises: 在形成该阻障图案层以前,形成至少一金属层,该金属层全面性地覆盖该表面;Before forming the barrier pattern layer, at least one metal layer is formed, and the metal layer completely covers the surface; 形成该阻障图案层于该金属层上;forming the barrier pattern layer on the metal layer; 对该金属层进行电镀;以及electroplating the metal layer; and 在对该金属层进行电镀以及在移除该阻障图案层之后,移除部分该金属层。After electroplating the metal layer and removing the barrier pattern layer, part of the metal layer is removed. 9.一种线路板,其特征在于其包括:9. A circuit board, characterized in that it comprises: 一基板,具有一上表面与一相对该上表面的下表面,所述的基板为一线路基板,且该线路基板包括一第一线路层、一相对于该第一线路层的第二线路层、一位于该第一线路层与该第二线路层之间的介电层以及一电性连接于该第一线路层与该第二线路层之间的内部线路结构;A substrate has an upper surface and a lower surface opposite to the upper surface, the substrate is a circuit substrate, and the circuit substrate includes a first circuit layer, a second circuit layer opposite to the first circuit layer , a dielectric layer located between the first circuit layer and the second circuit layer and an internal circuit structure electrically connected between the first circuit layer and the second circuit layer; 一第一活化绝缘层,配置于该上表面,并具有一第一表面以及一位于该第一表面的第一活化区;a first active insulating layer, configured on the upper surface, and has a first surface and a first active region located on the first surface; 一第二活化绝缘层,配置于该下表面,并具有一第二表面以及一位于该第二表面的第二活化区,其中该第一活化绝缘层与该第二活化绝缘层皆包括多颗触媒颗粒,这些触媒颗粒的材料包括一种过渡金属配位化合物,且该第一活化绝缘层表面与该第二活化绝缘层表面的一些触媒颗粒被打断化学键;A second active insulating layer, configured on the lower surface, has a second surface and a second active region located on the second surface, wherein both the first active insulating layer and the second active insulating layer include a plurality of particles Catalyst particles, the material of these catalyst particles includes a transition metal coordination compound, and some catalyst particles on the surface of the first active insulating layer and the surface of the second active insulating layer are broken chemical bonds; 一第一导电图案层,配置于该第一表面,并连接一些位于该第一活化区内的触媒颗粒,其中该第一导电图案层凸出于该第一表面;A first conductive pattern layer, configured on the first surface, and connected to some catalyst particles located in the first activation area, wherein the first conductive pattern layer protrudes from the first surface; 一第二导电图案层,配置于该第二表面,并连接一些位于该第二活化区内的触媒颗粒,其中该第二导电图案层凸出于该第二表面;以及a second conductive pattern layer, configured on the second surface, and connected to some catalyst particles located in the second activation area, wherein the second conductive pattern layer protrudes from the second surface; and 至少一第一导电连接结构,该第一导电连接结构配置于该第一活化绝缘层中,并连接于该第一导电图案层与该第一线路层之间。At least one first conductive connection structure is disposed in the first active insulating layer and connected between the first conductive pattern layer and the first circuit layer. 10.根据权利要求9所述的线路板,其特征在于其中所述的第一活化绝缘层与该第二活化绝缘层二者还包括一高分子量化合物,而所述触媒颗粒分布于该高分子量化合物中。10. The circuit board according to claim 9, wherein both the first active insulating layer and the second active insulating layer further comprise a high molecular weight compound, and the catalyst particles are distributed in the high molecular weight compound. compound. 11.根据权利要求9所述的线路板,其特征在于其中所述的第一活化区相对于该第一表面的深度不大于10微米。11. The circuit board according to claim 9, wherein the depth of the first active region relative to the first surface is no greater than 10 microns. 12.根据权利要求11所述的线路板,其特征在于其中所述的第二活化区相对于该第二表面的深度不大于10微米。12. The circuit board according to claim 11, wherein the depth of the second active region relative to the second surface is no greater than 10 microns. 13.根据权利要求9所述的线路板,其特征在于其还包括至少一第二导电连接结构,该第二导电连接结构配置于该第二活化绝缘层中,并连接于该第二导电图案层与该第二线路层之间。13. The circuit board according to claim 9, further comprising at least one second conductive connection structure, the second conductive connection structure is disposed in the second active insulating layer and connected to the second conductive pattern layer and the second circuit layer. 14.根据权利要求9所述的线路板,其特征在于其还包括多层树脂层,其中一层树脂层配置于该第一活化绝缘层与该基板之间,另一层树脂层配置于该第二活化绝缘层与该基板之间。14. The circuit board according to claim 9, further comprising multiple resin layers, wherein one resin layer is disposed between the first active insulating layer and the substrate, and the other resin layer is disposed between the first active insulating layer and the substrate. Between the second active insulating layer and the substrate. 15.根据权利要求14所述的线路板,其特征在于其中所述的树脂层为选自由胶片以及空白核心层所组成的群组其中之一。15. The circuit board according to claim 14, wherein the resin layer is one selected from the group consisting of a film and a blank core layer.
CN2009100095068A 2009-02-13 2009-02-13 Circuit board and its manufacturing method Expired - Fee Related CN101808462B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009100095068A CN101808462B (en) 2009-02-13 2009-02-13 Circuit board and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009100095068A CN101808462B (en) 2009-02-13 2009-02-13 Circuit board and its manufacturing method

Publications (2)

Publication Number Publication Date
CN101808462A CN101808462A (en) 2010-08-18
CN101808462B true CN101808462B (en) 2012-05-30

Family

ID=42610013

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009100095068A Expired - Fee Related CN101808462B (en) 2009-02-13 2009-02-13 Circuit board and its manufacturing method

Country Status (1)

Country Link
CN (1) CN101808462B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI423750B (en) * 2010-09-24 2014-01-11 Kuang Hong Prec Co Ltd Manufacturing method of forming electrical circuit on non-conductive support
CN105451456A (en) * 2015-12-08 2016-03-30 昆山联滔电子有限公司 Manufacturing method for non-conductive base material conductor circuit
CN108601234A (en) * 2018-04-04 2018-09-28 东莞市武华新材料有限公司 Preparation method of ceramic surface metal layer

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001291721A (en) * 2000-04-06 2001-10-19 Nec Corp Wiring structure, method of forming conductive pattern, semiconductor device, and method of manufacturing semiconductor device
JP2006219752A (en) * 2005-02-14 2006-08-24 Canon Inc Production method of structure
CN1922943A (en) * 2004-02-26 2007-02-28 三井金属矿业株式会社 Multilayer stacked wiring board

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001291721A (en) * 2000-04-06 2001-10-19 Nec Corp Wiring structure, method of forming conductive pattern, semiconductor device, and method of manufacturing semiconductor device
CN1922943A (en) * 2004-02-26 2007-02-28 三井金属矿业株式会社 Multilayer stacked wiring board
JP2006219752A (en) * 2005-02-14 2006-08-24 Canon Inc Production method of structure

Also Published As

Publication number Publication date
CN101808462A (en) 2010-08-18

Similar Documents

Publication Publication Date Title
JP5117455B2 (en) Method for forming a conductive pattern on a composite structure
CN1116790C (en) Printed circuit board and electronic components
US7754598B2 (en) Method for manufacturing coreless packaging substrate
TWI466604B (en) Wiring board and fabrication process thereof
US20100224397A1 (en) Wiring board and method for manufacturing the same
JP2005183952A (en) Manufacturing method of printed circuit board having conductive holes and board thereof
CN100570841C (en) Make the method for circuitized substrate
KR20070059186A (en) A structure and method for manufacturing an interconnect element, and a multilayer wiring board comprising the interconnect element
US9572250B2 (en) Printed circuit board and method for manufacturing the same
CN104284514A (en) Printed circuit board and method of manufacturing the same
KR20160043357A (en) Embedded board and method of manufacturing the same
CN101808462B (en) Circuit board and its manufacturing method
CN102118919A (en) Electronic device and method of manufacturing the same
KR102473416B1 (en) Printed circuit board and method of manufacturing the same
KR100393271B1 (en) Method for manufacturing a multilayer electronic component mounting substrate
US6896173B2 (en) Method of fabricating circuit substrate
CN101483977A (en) Circuit board and preparation method thereof
JP2003188509A (en) Printed circuit board
TWI301662B (en) Package substrate and the manufacturing method making the same
CN1980540A (en) Circuit board structure and its manufacturing method
CN202396084U (en) flexible circuit board
US20030159282A1 (en) Wiring board and method of fabricating the same, semiconductor device, and electronic instrument
TWI327367B (en) Semiconductor substrate structure and method for fabricating the same
US7807034B2 (en) Manufacturing method of non-etched circuit board
US20130153280A1 (en) Printed circuit board and method of manufacturing the same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120530

CF01 Termination of patent right due to non-payment of annual fee