CN101777508B - Defective circuit chip sorting system and method thereof - Google Patents
Defective circuit chip sorting system and method thereof Download PDFInfo
- Publication number
- CN101777508B CN101777508B CN 200910000169 CN200910000169A CN101777508B CN 101777508 B CN101777508 B CN 101777508B CN 200910000169 CN200910000169 CN 200910000169 CN 200910000169 A CN200910000169 A CN 200910000169A CN 101777508 B CN101777508 B CN 101777508B
- Authority
- CN
- China
- Prior art keywords
- wafer
- defective circuit
- pick
- patch
- platform
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000002950 deficient Effects 0.000 title claims abstract description 43
- 238000000034 method Methods 0.000 title claims abstract description 25
- 238000003860 storage Methods 0.000 claims abstract description 21
- 235000012431 wafers Nutrition 0.000 claims description 49
- 230000007246 mechanism Effects 0.000 claims description 30
- 238000007689 inspection Methods 0.000 claims description 24
- 230000003287 optical effect Effects 0.000 claims description 18
- 230000007547 defect Effects 0.000 claims description 15
- 238000007599 discharging Methods 0.000 claims description 12
- 238000012360 testing method Methods 0.000 claims description 10
- 239000002313 adhesive film Substances 0.000 claims description 4
- 230000000295 complement effect Effects 0.000 claims 1
- 229910044991 metal oxide Inorganic materials 0.000 claims 1
- 150000004706 metal oxides Chemical class 0.000 claims 1
- 239000004065 semiconductor Substances 0.000 claims 1
- 230000009471 action Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 239000000969 carrier Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012858 packaging process Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
Images
Landscapes
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
Description
技术领域 technical field
本发明涉及一种缺陷电路小片拣出系统及其方法,特别涉及一种利用线性拾放(Pickand Place)机构,在设置晶片承载座以及储存箱的整合平台内进行拾放程序的缺陷电路小片拣出系统及其方法。The present invention relates to a system and method for picking out defective circuit chips, in particular to a pick-and-place mechanism for defective circuit chips that uses a linear pick-and-place mechanism to perform pick-and-place procedures on an integrated platform provided with wafer carriers and storage boxes. system and its method.
背景技术 Background technique
电路小片封装制程中,如果在晶片切割程序与电路小片分类程序之间利用自动化光学检查(Automated Optical Inspection;AOI)设备检查在晶片切割与分类程序之间造成的缺陷电路小片或被污染的电路小片,然后运用分类程序检选出这些电路小片,可有效地提升封装制程的良率。In the chip packaging process, if the automated optical inspection (Automated Optical Inspection; AOI) equipment is used between the wafer dicing process and the chip sorting process to check the defective or contaminated circuit chips caused between the wafer cutting and the sorting process , and then use the classification program to select these circuit chips, which can effectively improve the yield rate of the packaging process.
一般现有技术的AOI设备包含电路小片检验平台与储存箱(Bin)放置平台。晶片放置在电路小片检验平台上进行检验,经检验后发现的缺陷电路小片则由摆臂机构将缺陷电路小片从电路小片检验平台拾放到储存箱放置平台上的储存箱。Generally, the AOI equipment in the prior art includes a circuit chip inspection platform and a storage box (Bin) placement platform. The chip is placed on the chip inspection platform for inspection, and the defective circuit chips found after inspection are picked up by the swing arm mechanism from the chip inspection platform to the storage box on the storage box placement platform.
然而,现有技术的AOI设备中,电路小片拾放平台与储存箱放置平台各具独立的驱动系统,要同时控制两套驱动系统,在控制上较复杂且容易发生动作延迟的情况。而且,容纳这两个可移动的平台需要较大的空间。此外,使用摆臂机构进行电路小片的拾放,除了需要较大的活动空间外,速度慢是其另一主要缺点。除以上所述的缺点外,将检查出的缺陷电路小片标示在晶片测试图上,现仍以人工方式进行,这一做法不仅效率低,且容易导致错误发生。However, in the prior art AOI equipment, the chip pick-and-place platform and the storage box placement platform each have an independent drive system, and the two drive systems need to be controlled simultaneously, which is complex in control and prone to action delays. Moreover, a larger space is required to accommodate the two movable platforms. In addition, using the swing arm mechanism to pick and place the chip, in addition to requiring a large space for movement, is another major disadvantage of slow speed. In addition to the above-mentioned shortcomings, marking the detected defective circuit chips on the wafer test chart is still performed manually. This method is not only inefficient, but also easily leads to errors.
目前常规的AOI设备也无自动进出料的功能,而且其电路小片的拾放上无法使电路小片依序排列整齐,所以在使用上仍属不便。At present, the conventional AOI equipment does not have the function of automatic feeding and unloading, and the pick-and-place of the circuit chips cannot arrange the circuit chips in order, so it is still inconvenient to use.
综合上述,由于现有技术的AOI设备占据空间大、控制复杂、设备稳定性低、无自动进出料功能以及拾放电路小片无法排列整齐等诸多缺失,而且仍需以手动方式更新晶片测试图上缺陷电路小片的位置,因此AOI设备的相关技术仍有待作进一步地改进。In summary, due to the large space occupied by the existing AOI equipment, complex control, low equipment stability, no automatic feeding and discharging functions, and the inability to arrange neatly picked and placed circuit chips, etc., it is still necessary to manually update the wafer test chart. The location of defective circuit chips, so the related technologies of AOI equipment still need to be further improved.
发明内容 Contents of the invention
本发明的目的是提供在设置晶片承载座以及储存箱的整合平台内进行拾放程序的缺陷电路小片拣出系统及其方法。The object of the present invention is to provide a system and method for picking out defective circuit chips in an integrated platform provided with wafer carriers and storage boxes for pick-and-place procedures.
本发明一实施例的缺陷电路小片拣出系统包含扩张环平台和拾放装置。所述扩张环平台包含承载座和邻近所述承载座的平台表面,所述承载座用以承载贴片晶片,所述平台表面用于设置储存箱。所述拾放装置以线性移动的方式在所述承载座与所述平台表面之间移动。A defective circuit chip sorting system according to an embodiment of the present invention includes an expansion ring platform and a pick-and-place device. The expansion ring platform includes a bearing seat and a platform surface adjacent to the bearing seat, the bearing seat is used to carry the patch wafer, and the platform surface is used for setting a storage box. The pick-and-place device moves linearly between the bearing seat and the platform surface.
本发明另一实施例的缺陷电路小片拣出的方法包含下列步骤:首先从贴片晶片,取得缺陷检查图,其中所述贴片晶片放置在扩张环平台上的承载座,所述扩张环平台包含邻近所述承载座的平台表面。然后,依据所述缺陷检查图,以线性移动的拾放装置将所述贴片晶片上的不良电路小片拣出到设置在所述平台表面的储存箱。The method for sorting out defective circuit chips according to another embodiment of the present invention includes the following steps: first, obtain a defect inspection map from a patch wafer, wherein the patch wafer is placed on a bearing seat on an expansion ring platform, and the expansion ring platform A platform surface adjacent to the bearing seat is included. Then, according to the defect inspection chart, the pick-and-place device that moves linearly picks out the defective circuit chips on the patch wafer to the storage box arranged on the surface of the platform.
附图说明 Description of drawings
图1显示本发明一具体实施例的缺陷电路小片拣出系统的立体示意图;FIG. 1 shows a three-dimensional schematic view of a defective circuit chip sorting system according to a specific embodiment of the present invention;
图2显示本发明一具体实施例的承载座的立体示意图;FIG. 2 shows a schematic perspective view of a bearing seat according to a specific embodiment of the present invention;
图3显示本发明一具体实施例的光学感测装置及其移动与调整机构的立体示意图;FIG. 3 shows a schematic perspective view of an optical sensing device and its moving and adjusting mechanism according to a specific embodiment of the present invention;
图4显示本发明一具体实施例的拾放装置及其移动与调整机构的立体示意图;Fig. 4 shows a perspective view of a pick-and-place device and its movement and adjustment mechanism according to a specific embodiment of the present invention;
图5显示本发明一具体实施例的拾放装置与顶针机构的立体示意图;Fig. 5 shows a schematic perspective view of a pick-and-place device and a thimble mechanism according to a specific embodiment of the present invention;
图6显示本发明一具体实施例的进出料机构的立体示意图;Fig. 6 shows the three-dimensional schematic view of the feeding and discharging mechanism of a specific embodiment of the present invention;
图7显示本发明一具体实施例的系统控制框图;以及Fig. 7 shows the system control block diagram of a specific embodiment of the present invention; And
图8显示本发明一具体实施例的拾放装置的移动范围示意图。FIG. 8 shows a schematic diagram of the moving range of the pick-and-place device according to a specific embodiment of the present invention.
具体实施方式 Detailed ways
图1显示本发明一具体实施例的缺陷电路小片拣出系统100的立体示意图。缺陷电路小片拣出系统100包含第二线性移动装置102、设置在所述第二线性移动装置102上的扩张环平台104、设置在所述扩张环平台104的上方区域的第一线性移动装置106、连接在所述第一线性移动装置106上的光学感测装置108、连接在所述第一线性移动装置106上的拾放装置110、顶针机构111、进料装置113、出料装置115、摆臂机构117以及用于缺陷电路小片拣出系统100控制的控制装置(未图示)。扩张环平台104通过所述第二线性移动装置102可在第一方向移动。所述扩张环平台104包含用于承载贴片晶片109的承载座112和邻近所述承载座112的平台表面114,而所述平台表面114用于放置至少一个储存箱116。由于储存箱116邻近于承载座112而放置,缩短了从贴片晶片109到储存箱116之间的拾放电路小片行程,因此可提高缺陷电路小片拣出系统100拾放电路小片的速度,而且承载座112与储存箱116同被第二线性移动装置102移动,与现有技术相比较,可大幅减少缺陷电路小片拣出系统100所需的空间,简化系统所需的控制并提高系统稳定性。贴片晶片109是指切割后的晶片、用于晶片贴附的胶膜和晶片环等的组合。FIG. 1 shows a schematic perspective view of a
第一线性移动装置106驱动光学感测装置108和拾放装置110在第二方向上移动,其中所述第二方向可与上述的第一方向垂直。在本案实施例中,第一线性移动装置106包含滑台118、120和线性电动机122。光学感测装置108和拾放装置110分别设置在滑台118、120上,滑台118、120由线性电动机122驱动,而线性电动机122受支架124支撑,且位于扩张环平台104的上方区域。The first
本发明揭示的缺陷电路小片拣出系统100具自动化的进出料功能,不仅可提升进出料的速度,还可加快贴片晶片109所需的对准时间。贴片晶片109以堆叠的方式放置于进料装置113,摆臂机构117依序将贴片晶片109放置在扩张平台104上的承载座112上。在检查与拣出步骤完成后,摆臂机构117再将放置在承载座112上的贴片晶片109取出,放置于出料装置115。The defective circuit
图2显示本发明一具体实施例的承载座112的立体示意图。参看图1和图2,贴片晶片109外缘以晶片环126所环套,贴片晶片放置于承载座112时,其由至少一个固定夹持件202和一活动挟持件204所固持。活动挟持件204以杠杆原理,利用气压缸206移动活动挟持件204上用以固持的挟持部208,使其脱离或贴紧晶片环126。扩张环平台104可包含转角装置(未图示),其用于补偿放置于承载座112的贴片晶片的角度误差。FIG. 2 shows a three-dimensional schematic diagram of a
图3显示本发明一具体实施例的光学感测装置108及其移动与调整机构的立体示意图。参看图1和图3,光学感测装置108置于线性电动机122旁且夹固于滑座302,滑座302旁设有用以在垂直方向上可微幅移动所述滑座302的滑台306的微调机构304。滑座302固定于L型结构308的一端,而所述L型结构308的另一端则固定于线性电动机122所驱动的滑台118。滑台118与位于其上的L型结构308之间可具有用以在上述第一方向上进行微调的滑座310与微调机构312的组合,使光学感测装置108在第一方向上被微调。光学感测装置108检索用于表面缺陷检查、补偿贴片晶片109位置和角度误差与提供计算电路小片位置的图像,其可包含电荷耦合组件型或互补金属氧化物半导体型的图像检索传感器。FIG. 3 shows a schematic perspective view of the
图4显示本发明一具体实施例的拾放装置110及其移动与调整机构的立体示意图。拾放装置110设于线性电动机122旁,并以支架402固定在滑台120上。光学感测装置108与拾放装置110使用相同的线性电动机122驱动,可节省使用空间并提高控制稳定性,而它们之间可设定以软件控制的防碰撞安全距离。FIG. 4 shows a schematic perspective view of a pick-and-
图5显示本发明一具体实施例的拾放装置110与顶针机构111的立体示意图。参看图1和图5,顶针机构111将位于胶膜上的电路小片,以顶针(未图示)上顶的方式使其部分脱离,以利于拾放装置110取出,其位于承载座112的下方。顶针(未图示)的上顶动作包含以步进电动机(未图示)致动。拾放装置110包含吸嘴502和使吸嘴502上下移动的电磁阀504,控制吸嘴502正负压力和吸嘴502的上下位置,以完成电路小片的拾放动作。再次参看图1,由于贴片晶片109到储存箱116之间的行程较短,以及使用速度较快的线性电动机122驱动拾放装置110,使本发明揭示的缺陷电路小片拣出系统100具有高产量的优点。FIG. 5 shows a perspective view of a pick-and-
图6显示本发明一具体实施例的进出料机构的立体示意图。参看图1和图6,进料装置113和出料装置115可容纳多片堆叠的贴片晶片109,这样可作连续的检查以提高检查处理量。摆臂机构117依序将贴片晶片109放置在承载座112上,而进料装置113利用如出料装置115的升降机构602以使摆臂机构117上的多个吸盘604接触每一相叠的贴片晶片109。摆臂机构117包含摆臂606、设置在所述摆臂606一端的移动装置610、设置在所述移动装置610上的吸盘装置608以及用于转动并设置在所述摆臂606另一端的转动装置612。吸盘604通过所述移动装置610,在进料装置113与出料装置115之间移动。Fig. 6 shows a schematic perspective view of a feeding and discharging mechanism according to a specific embodiment of the present invention. Referring to FIG. 1 and FIG. 6, the
图7显示本发明一具体实施例的系统控制框图。缺陷电路小片拣出系统100中另包含计算装置702,其用于控制第一线性移动装置704、第二线性移动装置706、光学感测装置708、拾放装置710、顶针机构712、进料装置714、出料装置716和摆臂机构718等,使其协调运作。上述受计算装置702控制的机构或装置还可各自具备驱动器。计算装置702接收从测试机台传来的晶片测试图,在产生缺陷检查图后自动地将晶片测试图与缺陷检查图结合。之后,提供更新的晶片测试图以供电路小片分类之用。FIG. 7 shows a system control block diagram of a specific embodiment of the present invention. The defective circuit
图8显示本发明一具体实施例的拾放装置110的移动范围802的示意图。在本案实施例中,第一线性移动装置106以线性移动的方式移动拾放装置110,使其能快速地拾放电路小片。所述拾放装置110在移动范围802内移动,所述移动范围802涵盖承载座112、平台表面114和两者之间的区域在内,在一实施例中,所述移动范围802可以是长为200毫米而宽为150毫米的矩形范围。缺陷电路小片拣出系统100可包含周期时间,所述周期时间是指从缺陷电路小片从承载座112上的贴片晶片由拾放装置110拣取开始,到拾放装置110将前述缺陷电路小片放置于储存箱116后,移到下个缺陷电路小片所在之处为止的时间。本案实施例中,拾放装置110在所述移动范围802内移动所需的周期时间小于0.35秒。FIG. 8 shows a schematic diagram of the moving
本发明提供一种缺陷电路小片拣出的方法,所述方法首先利用摆臂机构将贴片晶片从入料装置移到承载座。其次,对贴片晶片进行定位和转正。在贴片晶片放置承载座后,利用光学感测装置测量出电路小片的位置和角度的误差。转角装置转动贴片晶片以补偿所述角度误差,而位置误差则提供于拾放时的补偿。然后,进行扫描以取得缺陷检查图。之后,计算装置依照缺陷检查图计算各电路小片的位置坐标,依据各电路小片的位置坐标驱动拾放装置,将缺陷电路小片检选出。由于晶片贴片所用的胶膜是具有弹性、软质的薄膜,经多次顶取动作后会产生变形,因此导致电路小片位置的偏移。所以需要在多次顶取电路小片的动作之间进行电路小片位置的补正。本实施例可以将贴片晶片的电路小片区分若干群组,各群组设置一基准点,各群组完成拣出后就以光学感测装置测量下一群组的基准点的位移量,借此补正所述群组内的电路小片位置坐标。由于电路小片拾放是所属领域的技术人员众所周知的技术,其详细步骤在此不作详述。然后,计算装置以缺陷检查图更新晶片测试图,并计算良率以供电路小片分类制程之用。最后,摆臂装置将检查过后的贴片晶片移送到出料装置。The invention provides a method for sorting out defective circuit chips. The method firstly uses a swing arm mechanism to move a patch chip from a feeding device to a bearing seat. Secondly, the patch wafer is positioned and turned upright. After the patch chip is placed on the carrier, the error of the position and angle of the small circuit chip is measured by an optical sensing device. The corner device rotates the chip to compensate for the angle error, and the position error is provided for compensation during pick-and-place. Then, a scan is performed to obtain a defect inspection map. Afterwards, the computing device calculates the position coordinates of each circuit chip according to the defect inspection map, drives the pick-and-place device according to the position coordinates of each circuit chip, and detects and selects the defective circuit chip. Since the adhesive film used for chip placement is an elastic and soft film, it will be deformed after repeated lifting actions, which will lead to the deviation of the position of the circuit chip. Therefore, it is necessary to correct the position of the circuit chip between the actions of repeatedly picking up the circuit chip. In this embodiment, the small circuit chips of the SMT chip can be divided into several groups, and a reference point is set for each group. After each group is sorted out, the displacement of the reference point of the next group is measured with an optical sensing device. This corrects the die position coordinates within the group. Since the chip pick-and-place is well known to those skilled in the art, its detailed steps will not be described in detail here. Then, the computing device updates the wafer test map with the defect inspection map, and calculates the yield rate for the chip sorting process. Finally, the swing arm device moves the inspected patch wafer to the discharge device.
本发明揭示的系统可应用于任何晶片制成品,然而发光二极管的应用是优选的。利用本发明揭示的系统和方法,除可将晶片上有缺陷的电路小片加以剔除外,其还可依照各电路小片测试后产生的储存箱编号(Bin Codes)将电路小片分别拾放到系统内所设置的不同储存箱中。The system disclosed in this invention can be applied to any wafer fabrication, however the application of light emitting diodes is preferred. Utilizing the system and method disclosed in the present invention, in addition to rejecting the defective circuit chips on the wafer, it can also pick up and place the circuit chips into the system according to the bin codes (Bin Codes) generated after the testing of each circuit chip in the different storage bins set up.
本发明的技术内容和技术特点已揭示如上,然而所属领域的技术人员仍可能基于本发明的教示和揭示而作种种不脱离本发明精神的替换和修改。因此,本发明的保护范围应不限于实施例所揭示的内容,而应包括各种不脱离本发明的替换和修改,并为所附权利要求书所涵盖。The technical content and technical features of the present invention have been disclosed above, but those skilled in the art may still make various replacements and modifications based on the teaching and disclosure of the present invention without departing from the spirit of the present invention. Therefore, the protection scope of the present invention should not be limited to the contents disclosed in the embodiments, but should include various replacements and modifications that do not depart from the present invention, and are covered by the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200910000169 CN101777508B (en) | 2009-01-14 | 2009-01-14 | Defective circuit chip sorting system and method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200910000169 CN101777508B (en) | 2009-01-14 | 2009-01-14 | Defective circuit chip sorting system and method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101777508A CN101777508A (en) | 2010-07-14 |
CN101777508B true CN101777508B (en) | 2013-03-13 |
Family
ID=42513909
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 200910000169 Active CN101777508B (en) | 2009-01-14 | 2009-01-14 | Defective circuit chip sorting system and method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101777508B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109285794B (en) * | 2017-07-21 | 2020-11-20 | 上海新昇半导体科技有限公司 | Visual inspection machine and method for wafer |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101000311A (en) * | 2006-01-11 | 2007-07-18 | 索尼株式会社 | Defects detection device and method |
-
2009
- 2009-01-14 CN CN 200910000169 patent/CN101777508B/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101000311A (en) * | 2006-01-11 | 2007-07-18 | 索尼株式会社 | Defects detection device and method |
Also Published As
Publication number | Publication date |
---|---|
CN101777508A (en) | 2010-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI385743B (en) | System and method for separating defective dies from a wafer | |
US10748800B2 (en) | Chip bonding apparatus and method | |
US5894218A (en) | Method and apparatus for automatically positioning electronic dice within component packages | |
KR101683576B1 (en) | Wafer handler comprising a vision system | |
US20130027542A1 (en) | Electronic component carrying device and electronic component carrying method | |
JP6712648B2 (en) | Flip chip joining apparatus and joining method | |
US20110038694A1 (en) | Semiconductor die sorter for wafer level packaging | |
CN111415895A (en) | Get piece and chip bonding device and chip bonding machine | |
KR20220097135A (en) | Semiconductor package sawing and sorting apparatus | |
US10014203B2 (en) | Pick and place device comprising pick arm correction module | |
KR101237056B1 (en) | Method for Aligning Semiconductor Package Aggregate | |
CN107134423B (en) | Flip chip bonding device and bonding method thereof | |
KR100395981B1 (en) | Die bonding method and apparatus | |
CN101777508B (en) | Defective circuit chip sorting system and method thereof | |
KR20220093802A (en) | Semiconductor strip transfer method | |
US20230065638A1 (en) | Workpiece handling system, method of calibrating workpiece handling system and method of manufacturing semiconductor package | |
KR100639400B1 (en) | Lead pick and place equipment | |
KR20200072976A (en) | Substrate supply module and die bonding apparatus including the same | |
CN116798899B (en) | Array position detection device for chip sealing and detection and application method thereof | |
KR20220097136A (en) | Semiconductor package sawing and sorting apparatus | |
KR20220097134A (en) | Semiconductor package transfer method and apparatus | |
KR102239000B1 (en) | Operating method of a hoist module and hoist module for performing the same | |
KR20220097133A (en) | Semiconductor package transfer unit and semiconductor package sawing and sorting apparatus including the same | |
KR20230043359A (en) | Apparatus for sawing semiconductor packages | |
KR20220010964A (en) | Semiconductor strip aligning method and semiconductor strip sawing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |