[go: up one dir, main page]

CN101777508B - Defective circuit chip sorting system and method thereof - Google Patents

Defective circuit chip sorting system and method thereof Download PDF

Info

Publication number
CN101777508B
CN101777508B CN 200910000169 CN200910000169A CN101777508B CN 101777508 B CN101777508 B CN 101777508B CN 200910000169 CN200910000169 CN 200910000169 CN 200910000169 A CN200910000169 A CN 200910000169A CN 101777508 B CN101777508 B CN 101777508B
Authority
CN
China
Prior art keywords
wafer
defective circuit
pick
patch
platform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN 200910000169
Other languages
Chinese (zh)
Other versions
CN101777508A (en
Inventor
蔡政道
黄建朝
陈德钧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cheng Mei Instrument Technology Co Ltd
Original Assignee
Cheng Mei Instrument Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cheng Mei Instrument Technology Co Ltd filed Critical Cheng Mei Instrument Technology Co Ltd
Priority to CN 200910000169 priority Critical patent/CN101777508B/en
Publication of CN101777508A publication Critical patent/CN101777508A/en
Application granted granted Critical
Publication of CN101777508B publication Critical patent/CN101777508B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

The invention relates to a defective circuit chip picking system and a method thereof. The expansion ring platform comprises a bearing seat and a platform surface adjacent to the bearing seat, the bearing seat is used for bearing the patch wafer, and the platform surface is used for arranging a storage box. The pick-and-place device moves between the bearing seat and the surface of the platform in a linear movement mode.

Description

缺陷电路小片拣出系统及其方法Defective circuit chip sorting system and method thereof

技术领域 technical field

本发明涉及一种缺陷电路小片拣出系统及其方法,特别涉及一种利用线性拾放(Pickand Place)机构,在设置晶片承载座以及储存箱的整合平台内进行拾放程序的缺陷电路小片拣出系统及其方法。The present invention relates to a system and method for picking out defective circuit chips, in particular to a pick-and-place mechanism for defective circuit chips that uses a linear pick-and-place mechanism to perform pick-and-place procedures on an integrated platform provided with wafer carriers and storage boxes. system and its method.

背景技术 Background technique

电路小片封装制程中,如果在晶片切割程序与电路小片分类程序之间利用自动化光学检查(Automated Optical Inspection;AOI)设备检查在晶片切割与分类程序之间造成的缺陷电路小片或被污染的电路小片,然后运用分类程序检选出这些电路小片,可有效地提升封装制程的良率。In the chip packaging process, if the automated optical inspection (Automated Optical Inspection; AOI) equipment is used between the wafer dicing process and the chip sorting process to check the defective or contaminated circuit chips caused between the wafer cutting and the sorting process , and then use the classification program to select these circuit chips, which can effectively improve the yield rate of the packaging process.

一般现有技术的AOI设备包含电路小片检验平台与储存箱(Bin)放置平台。晶片放置在电路小片检验平台上进行检验,经检验后发现的缺陷电路小片则由摆臂机构将缺陷电路小片从电路小片检验平台拾放到储存箱放置平台上的储存箱。Generally, the AOI equipment in the prior art includes a circuit chip inspection platform and a storage box (Bin) placement platform. The chip is placed on the chip inspection platform for inspection, and the defective circuit chips found after inspection are picked up by the swing arm mechanism from the chip inspection platform to the storage box on the storage box placement platform.

然而,现有技术的AOI设备中,电路小片拾放平台与储存箱放置平台各具独立的驱动系统,要同时控制两套驱动系统,在控制上较复杂且容易发生动作延迟的情况。而且,容纳这两个可移动的平台需要较大的空间。此外,使用摆臂机构进行电路小片的拾放,除了需要较大的活动空间外,速度慢是其另一主要缺点。除以上所述的缺点外,将检查出的缺陷电路小片标示在晶片测试图上,现仍以人工方式进行,这一做法不仅效率低,且容易导致错误发生。However, in the prior art AOI equipment, the chip pick-and-place platform and the storage box placement platform each have an independent drive system, and the two drive systems need to be controlled simultaneously, which is complex in control and prone to action delays. Moreover, a larger space is required to accommodate the two movable platforms. In addition, using the swing arm mechanism to pick and place the chip, in addition to requiring a large space for movement, is another major disadvantage of slow speed. In addition to the above-mentioned shortcomings, marking the detected defective circuit chips on the wafer test chart is still performed manually. This method is not only inefficient, but also easily leads to errors.

目前常规的AOI设备也无自动进出料的功能,而且其电路小片的拾放上无法使电路小片依序排列整齐,所以在使用上仍属不便。At present, the conventional AOI equipment does not have the function of automatic feeding and unloading, and the pick-and-place of the circuit chips cannot arrange the circuit chips in order, so it is still inconvenient to use.

综合上述,由于现有技术的AOI设备占据空间大、控制复杂、设备稳定性低、无自动进出料功能以及拾放电路小片无法排列整齐等诸多缺失,而且仍需以手动方式更新晶片测试图上缺陷电路小片的位置,因此AOI设备的相关技术仍有待作进一步地改进。In summary, due to the large space occupied by the existing AOI equipment, complex control, low equipment stability, no automatic feeding and discharging functions, and the inability to arrange neatly picked and placed circuit chips, etc., it is still necessary to manually update the wafer test chart. The location of defective circuit chips, so the related technologies of AOI equipment still need to be further improved.

发明内容 Contents of the invention

本发明的目的是提供在设置晶片承载座以及储存箱的整合平台内进行拾放程序的缺陷电路小片拣出系统及其方法。The object of the present invention is to provide a system and method for picking out defective circuit chips in an integrated platform provided with wafer carriers and storage boxes for pick-and-place procedures.

本发明一实施例的缺陷电路小片拣出系统包含扩张环平台和拾放装置。所述扩张环平台包含承载座和邻近所述承载座的平台表面,所述承载座用以承载贴片晶片,所述平台表面用于设置储存箱。所述拾放装置以线性移动的方式在所述承载座与所述平台表面之间移动。A defective circuit chip sorting system according to an embodiment of the present invention includes an expansion ring platform and a pick-and-place device. The expansion ring platform includes a bearing seat and a platform surface adjacent to the bearing seat, the bearing seat is used to carry the patch wafer, and the platform surface is used for setting a storage box. The pick-and-place device moves linearly between the bearing seat and the platform surface.

本发明另一实施例的缺陷电路小片拣出的方法包含下列步骤:首先从贴片晶片,取得缺陷检查图,其中所述贴片晶片放置在扩张环平台上的承载座,所述扩张环平台包含邻近所述承载座的平台表面。然后,依据所述缺陷检查图,以线性移动的拾放装置将所述贴片晶片上的不良电路小片拣出到设置在所述平台表面的储存箱。The method for sorting out defective circuit chips according to another embodiment of the present invention includes the following steps: first, obtain a defect inspection map from a patch wafer, wherein the patch wafer is placed on a bearing seat on an expansion ring platform, and the expansion ring platform A platform surface adjacent to the bearing seat is included. Then, according to the defect inspection chart, the pick-and-place device that moves linearly picks out the defective circuit chips on the patch wafer to the storage box arranged on the surface of the platform.

附图说明 Description of drawings

图1显示本发明一具体实施例的缺陷电路小片拣出系统的立体示意图;FIG. 1 shows a three-dimensional schematic view of a defective circuit chip sorting system according to a specific embodiment of the present invention;

图2显示本发明一具体实施例的承载座的立体示意图;FIG. 2 shows a schematic perspective view of a bearing seat according to a specific embodiment of the present invention;

图3显示本发明一具体实施例的光学感测装置及其移动与调整机构的立体示意图;FIG. 3 shows a schematic perspective view of an optical sensing device and its moving and adjusting mechanism according to a specific embodiment of the present invention;

图4显示本发明一具体实施例的拾放装置及其移动与调整机构的立体示意图;Fig. 4 shows a perspective view of a pick-and-place device and its movement and adjustment mechanism according to a specific embodiment of the present invention;

图5显示本发明一具体实施例的拾放装置与顶针机构的立体示意图;Fig. 5 shows a schematic perspective view of a pick-and-place device and a thimble mechanism according to a specific embodiment of the present invention;

图6显示本发明一具体实施例的进出料机构的立体示意图;Fig. 6 shows the three-dimensional schematic view of the feeding and discharging mechanism of a specific embodiment of the present invention;

图7显示本发明一具体实施例的系统控制框图;以及Fig. 7 shows the system control block diagram of a specific embodiment of the present invention; And

图8显示本发明一具体实施例的拾放装置的移动范围示意图。FIG. 8 shows a schematic diagram of the moving range of the pick-and-place device according to a specific embodiment of the present invention.

具体实施方式 Detailed ways

图1显示本发明一具体实施例的缺陷电路小片拣出系统100的立体示意图。缺陷电路小片拣出系统100包含第二线性移动装置102、设置在所述第二线性移动装置102上的扩张环平台104、设置在所述扩张环平台104的上方区域的第一线性移动装置106、连接在所述第一线性移动装置106上的光学感测装置108、连接在所述第一线性移动装置106上的拾放装置110、顶针机构111、进料装置113、出料装置115、摆臂机构117以及用于缺陷电路小片拣出系统100控制的控制装置(未图示)。扩张环平台104通过所述第二线性移动装置102可在第一方向移动。所述扩张环平台104包含用于承载贴片晶片109的承载座112和邻近所述承载座112的平台表面114,而所述平台表面114用于放置至少一个储存箱116。由于储存箱116邻近于承载座112而放置,缩短了从贴片晶片109到储存箱116之间的拾放电路小片行程,因此可提高缺陷电路小片拣出系统100拾放电路小片的速度,而且承载座112与储存箱116同被第二线性移动装置102移动,与现有技术相比较,可大幅减少缺陷电路小片拣出系统100所需的空间,简化系统所需的控制并提高系统稳定性。贴片晶片109是指切割后的晶片、用于晶片贴附的胶膜和晶片环等的组合。FIG. 1 shows a schematic perspective view of a system 100 for sorting out defective chips according to an embodiment of the present invention. The defective circuit chip sorting system 100 includes a second linear moving device 102, an expansion ring platform 104 arranged on the second linear moving device 102, and a first linear moving device 106 arranged in an area above the expansion ring platform 104 , an optical sensing device 108 connected to the first linear moving device 106, a pick-and-place device 110 connected to the first linear moving device 106, a thimble mechanism 111, a feeding device 113, a discharging device 115, The swing arm mechanism 117 and the control device (not shown) used for controlling the defective circuit chip sorting system 100 . The expansion ring platform 104 is movable in a first direction by the second linear moving device 102 . The expansion ring platform 104 includes a carrier 112 for carrying the chip die 109 and a platform surface 114 adjacent to the carrier 112 , and the platform surface 114 is used for placing at least one storage box 116 . Since the storage box 116 is placed adjacent to the bearing seat 112, the pick-and-place circuit chip journey from the patch wafer 109 to the storage box 116 is shortened, so the speed of picking and placing the small circuit chip by the defective circuit chip picking system 100 can be improved, and The bearing seat 112 and the storage box 116 are moved by the second linear moving device 102. Compared with the prior art, it can greatly reduce the space required by the defective circuit chip sorting system 100, simplify the control required by the system and improve the system stability. . The bonded wafer 109 refers to a combination of a diced wafer, an adhesive film for wafer attachment, a wafer ring, and the like.

第一线性移动装置106驱动光学感测装置108和拾放装置110在第二方向上移动,其中所述第二方向可与上述的第一方向垂直。在本案实施例中,第一线性移动装置106包含滑台118、120和线性电动机122。光学感测装置108和拾放装置110分别设置在滑台118、120上,滑台118、120由线性电动机122驱动,而线性电动机122受支架124支撑,且位于扩张环平台104的上方区域。The first linear moving device 106 drives the optical sensing device 108 and the pick-and-place device 110 to move in a second direction, wherein the second direction may be perpendicular to the above-mentioned first direction. In this embodiment, the first linear moving device 106 includes sliding tables 118 , 120 and a linear motor 122 . The optical sensing device 108 and the pick-and-place device 110 are respectively arranged on slide tables 118 , 120 driven by a linear motor 122 , and the linear motor 122 is supported by a bracket 124 and located above the expansion ring platform 104 .

本发明揭示的缺陷电路小片拣出系统100具自动化的进出料功能,不仅可提升进出料的速度,还可加快贴片晶片109所需的对准时间。贴片晶片109以堆叠的方式放置于进料装置113,摆臂机构117依序将贴片晶片109放置在扩张平台104上的承载座112上。在检查与拣出步骤完成后,摆臂机构117再将放置在承载座112上的贴片晶片109取出,放置于出料装置115。The defective circuit chip sorting system 100 disclosed in the present invention has an automatic feeding and discharging function, which can not only increase the speed of feeding and discharging, but also speed up the alignment time required for the patch chip 109 . The patch wafers 109 are placed on the feeding device 113 in a stacked manner, and the swing arm mechanism 117 sequentially places the patch wafers 109 on the bearing seats 112 on the expansion platform 104 . After the inspection and sorting steps are completed, the swing arm mechanism 117 takes out the SMT wafer 109 placed on the carrier 112 and places it on the discharging device 115 .

图2显示本发明一具体实施例的承载座112的立体示意图。参看图1和图2,贴片晶片109外缘以晶片环126所环套,贴片晶片放置于承载座112时,其由至少一个固定夹持件202和一活动挟持件204所固持。活动挟持件204以杠杆原理,利用气压缸206移动活动挟持件204上用以固持的挟持部208,使其脱离或贴紧晶片环126。扩张环平台104可包含转角装置(未图示),其用于补偿放置于承载座112的贴片晶片的角度误差。FIG. 2 shows a three-dimensional schematic diagram of a bearing seat 112 according to a specific embodiment of the present invention. Referring to FIG. 1 and FIG. 2 , the outer edge of the chip chip 109 is surrounded by a chip ring 126 . The movable clamping part 204 utilizes the pneumatic cylinder 206 to move the clamping part 208 on the movable clamping part 204 to break away from or close to the wafer ring 126 based on the principle of leverage. The expansion ring platform 104 may include a cornering device (not shown), which is used to compensate the angular error of the chip placed on the carrier 112 .

图3显示本发明一具体实施例的光学感测装置108及其移动与调整机构的立体示意图。参看图1和图3,光学感测装置108置于线性电动机122旁且夹固于滑座302,滑座302旁设有用以在垂直方向上可微幅移动所述滑座302的滑台306的微调机构304。滑座302固定于L型结构308的一端,而所述L型结构308的另一端则固定于线性电动机122所驱动的滑台118。滑台118与位于其上的L型结构308之间可具有用以在上述第一方向上进行微调的滑座310与微调机构312的组合,使光学感测装置108在第一方向上被微调。光学感测装置108检索用于表面缺陷检查、补偿贴片晶片109位置和角度误差与提供计算电路小片位置的图像,其可包含电荷耦合组件型或互补金属氧化物半导体型的图像检索传感器。FIG. 3 shows a schematic perspective view of the optical sensing device 108 and its moving and adjusting mechanism according to a specific embodiment of the present invention. Referring to Fig. 1 and Fig. 3, the optical sensing device 108 is placed beside the linear motor 122 and clamped on the sliding seat 302, and a sliding table 306 for slightly moving the sliding seat 302 in the vertical direction is provided beside the sliding seat 302 The fine-tuning mechanism 304. The sliding seat 302 is fixed on one end of the L-shaped structure 308 , and the other end of the L-shaped structure 308 is fixed on the sliding table 118 driven by the linear motor 122 . Between the sliding table 118 and the L-shaped structure 308 on it, there may be a combination of a sliding seat 310 and a fine-tuning mechanism 312 for fine-tuning in the above-mentioned first direction, so that the optical sensing device 108 can be fine-tuned in the first direction . The optical sensing device 108 retrieves images for surface defect inspection, compensating for positional and angular errors of the bonded wafer 109 and providing calculation of die positions, which may include image retrieval sensors of CCD type or CMOS type.

图4显示本发明一具体实施例的拾放装置110及其移动与调整机构的立体示意图。拾放装置110设于线性电动机122旁,并以支架402固定在滑台120上。光学感测装置108与拾放装置110使用相同的线性电动机122驱动,可节省使用空间并提高控制稳定性,而它们之间可设定以软件控制的防碰撞安全距离。FIG. 4 shows a schematic perspective view of a pick-and-place device 110 and its moving and adjusting mechanism according to a specific embodiment of the present invention. The pick-and-place device 110 is located beside the linear motor 122 and is fixed on the slide table 120 with a bracket 402 . The optical sensing device 108 and the pick-and-place device 110 are driven by the same linear motor 122, which can save space and improve control stability, and a software-controlled anti-collision safety distance can be set between them.

图5显示本发明一具体实施例的拾放装置110与顶针机构111的立体示意图。参看图1和图5,顶针机构111将位于胶膜上的电路小片,以顶针(未图示)上顶的方式使其部分脱离,以利于拾放装置110取出,其位于承载座112的下方。顶针(未图示)的上顶动作包含以步进电动机(未图示)致动。拾放装置110包含吸嘴502和使吸嘴502上下移动的电磁阀504,控制吸嘴502正负压力和吸嘴502的上下位置,以完成电路小片的拾放动作。再次参看图1,由于贴片晶片109到储存箱116之间的行程较短,以及使用速度较快的线性电动机122驱动拾放装置110,使本发明揭示的缺陷电路小片拣出系统100具有高产量的优点。FIG. 5 shows a perspective view of a pick-and-place device 110 and a ejector mechanism 111 according to a specific embodiment of the present invention. Referring to FIG. 1 and FIG. 5 , the thimble mechanism 111 partially disengages the circuit chip located on the adhesive film by pushing up the thimble (not shown), so as to facilitate the removal of the pick-and-place device 110 , which is located under the bearing seat 112 . The upward action of the thimble (not shown) includes actuation by a stepping motor (not shown). The pick-and-place device 110 includes a suction nozzle 502 and a solenoid valve 504 that moves the suction nozzle 502 up and down, and controls the positive and negative pressure of the suction nozzle 502 and the up-and-down position of the suction nozzle 502 to complete the pick-and-place action of the circuit chip. Referring again to FIG. 1 , due to the short travel between the patch wafer 109 and the storage box 116, and the use of a faster linear motor 122 to drive the pick-and-place device 110, the defective circuit chip sorting system 100 disclosed by the present invention has a high Yield advantages.

图6显示本发明一具体实施例的进出料机构的立体示意图。参看图1和图6,进料装置113和出料装置115可容纳多片堆叠的贴片晶片109,这样可作连续的检查以提高检查处理量。摆臂机构117依序将贴片晶片109放置在承载座112上,而进料装置113利用如出料装置115的升降机构602以使摆臂机构117上的多个吸盘604接触每一相叠的贴片晶片109。摆臂机构117包含摆臂606、设置在所述摆臂606一端的移动装置610、设置在所述移动装置610上的吸盘装置608以及用于转动并设置在所述摆臂606另一端的转动装置612。吸盘604通过所述移动装置610,在进料装置113与出料装置115之间移动。Fig. 6 shows a schematic perspective view of a feeding and discharging mechanism according to a specific embodiment of the present invention. Referring to FIG. 1 and FIG. 6, the feeding device 113 and the discharging device 115 can accommodate a plurality of stacked SMT wafers 109, so that continuous inspection can be performed to increase inspection throughput. The swing arm mechanism 117 sequentially places the patch wafer 109 on the carrier 112, and the feeding device 113 utilizes the lifting mechanism 602 such as the discharge device 115 to make the plurality of suction cups 604 on the swing arm mechanism 117 contact each stacked SMT wafer 109. The swing arm mechanism 117 comprises a swing arm 606, a moving device 610 arranged at one end of the swing arm 606, a suction cup device 608 arranged on the moving device 610, and a rotating device arranged at the other end of the swing arm 606 for rotation. Device 612. The suction cup 604 moves between the feeding device 113 and the discharging device 115 through the moving device 610 .

图7显示本发明一具体实施例的系统控制框图。缺陷电路小片拣出系统100中另包含计算装置702,其用于控制第一线性移动装置704、第二线性移动装置706、光学感测装置708、拾放装置710、顶针机构712、进料装置714、出料装置716和摆臂机构718等,使其协调运作。上述受计算装置702控制的机构或装置还可各自具备驱动器。计算装置702接收从测试机台传来的晶片测试图,在产生缺陷检查图后自动地将晶片测试图与缺陷检查图结合。之后,提供更新的晶片测试图以供电路小片分类之用。FIG. 7 shows a system control block diagram of a specific embodiment of the present invention. The defective circuit chip sorting system 100 also includes a computing device 702, which is used to control the first linear moving device 704, the second linear moving device 706, the optical sensing device 708, the pick-and-place device 710, the thimble mechanism 712, and the feeding device 714, discharge device 716 and swing arm mechanism 718 etc., make it coordinate operation. The aforementioned mechanisms or devices controlled by the computing device 702 may also each have a driver. The computing device 702 receives the wafer test pattern transmitted from the testing machine, and automatically combines the wafer test pattern with the defect inspection pattern after generating the defect inspection pattern. Thereafter, an updated wafer test pattern is provided for use in die sorting.

图8显示本发明一具体实施例的拾放装置110的移动范围802的示意图。在本案实施例中,第一线性移动装置106以线性移动的方式移动拾放装置110,使其能快速地拾放电路小片。所述拾放装置110在移动范围802内移动,所述移动范围802涵盖承载座112、平台表面114和两者之间的区域在内,在一实施例中,所述移动范围802可以是长为200毫米而宽为150毫米的矩形范围。缺陷电路小片拣出系统100可包含周期时间,所述周期时间是指从缺陷电路小片从承载座112上的贴片晶片由拾放装置110拣取开始,到拾放装置110将前述缺陷电路小片放置于储存箱116后,移到下个缺陷电路小片所在之处为止的时间。本案实施例中,拾放装置110在所述移动范围802内移动所需的周期时间小于0.35秒。FIG. 8 shows a schematic diagram of the moving range 802 of the pick-and-place device 110 according to an embodiment of the present invention. In this embodiment, the first linear moving device 106 moves the pick-and-place device 110 in a linear way, so that it can quickly pick and place the circuit die. The pick-and-place device 110 moves within a moving range 802, and the moving range 802 covers the bearing seat 112, the platform surface 114 and the area between the two. In one embodiment, the moving range 802 may be long A rectangular area measuring 200mm and 150mm wide. The defective circuit chip sorting system 100 may include a cycle time, and the cycle time refers to that the defect circuit chip is picked up by the pick-and-place device 110 from the patch wafer on the carrier 112 to the pick-and-place device 110 picking up the aforementioned defective circuit chip. After being placed in the storage box 116, the time until the next defective die is moved to. In this embodiment, the cycle time required for the pick-and-place device 110 to move within the moving range 802 is less than 0.35 seconds.

本发明提供一种缺陷电路小片拣出的方法,所述方法首先利用摆臂机构将贴片晶片从入料装置移到承载座。其次,对贴片晶片进行定位和转正。在贴片晶片放置承载座后,利用光学感测装置测量出电路小片的位置和角度的误差。转角装置转动贴片晶片以补偿所述角度误差,而位置误差则提供于拾放时的补偿。然后,进行扫描以取得缺陷检查图。之后,计算装置依照缺陷检查图计算各电路小片的位置坐标,依据各电路小片的位置坐标驱动拾放装置,将缺陷电路小片检选出。由于晶片贴片所用的胶膜是具有弹性、软质的薄膜,经多次顶取动作后会产生变形,因此导致电路小片位置的偏移。所以需要在多次顶取电路小片的动作之间进行电路小片位置的补正。本实施例可以将贴片晶片的电路小片区分若干群组,各群组设置一基准点,各群组完成拣出后就以光学感测装置测量下一群组的基准点的位移量,借此补正所述群组内的电路小片位置坐标。由于电路小片拾放是所属领域的技术人员众所周知的技术,其详细步骤在此不作详述。然后,计算装置以缺陷检查图更新晶片测试图,并计算良率以供电路小片分类制程之用。最后,摆臂装置将检查过后的贴片晶片移送到出料装置。The invention provides a method for sorting out defective circuit chips. The method firstly uses a swing arm mechanism to move a patch chip from a feeding device to a bearing seat. Secondly, the patch wafer is positioned and turned upright. After the patch chip is placed on the carrier, the error of the position and angle of the small circuit chip is measured by an optical sensing device. The corner device rotates the chip to compensate for the angle error, and the position error is provided for compensation during pick-and-place. Then, a scan is performed to obtain a defect inspection map. Afterwards, the computing device calculates the position coordinates of each circuit chip according to the defect inspection map, drives the pick-and-place device according to the position coordinates of each circuit chip, and detects and selects the defective circuit chip. Since the adhesive film used for chip placement is an elastic and soft film, it will be deformed after repeated lifting actions, which will lead to the deviation of the position of the circuit chip. Therefore, it is necessary to correct the position of the circuit chip between the actions of repeatedly picking up the circuit chip. In this embodiment, the small circuit chips of the SMT chip can be divided into several groups, and a reference point is set for each group. After each group is sorted out, the displacement of the reference point of the next group is measured with an optical sensing device. This corrects the die position coordinates within the group. Since the chip pick-and-place is well known to those skilled in the art, its detailed steps will not be described in detail here. Then, the computing device updates the wafer test map with the defect inspection map, and calculates the yield rate for the chip sorting process. Finally, the swing arm device moves the inspected patch wafer to the discharge device.

本发明揭示的系统可应用于任何晶片制成品,然而发光二极管的应用是优选的。利用本发明揭示的系统和方法,除可将晶片上有缺陷的电路小片加以剔除外,其还可依照各电路小片测试后产生的储存箱编号(Bin Codes)将电路小片分别拾放到系统内所设置的不同储存箱中。The system disclosed in this invention can be applied to any wafer fabrication, however the application of light emitting diodes is preferred. Utilizing the system and method disclosed in the present invention, in addition to rejecting the defective circuit chips on the wafer, it can also pick up and place the circuit chips into the system according to the bin codes (Bin Codes) generated after the testing of each circuit chip in the different storage bins set up.

本发明的技术内容和技术特点已揭示如上,然而所属领域的技术人员仍可能基于本发明的教示和揭示而作种种不脱离本发明精神的替换和修改。因此,本发明的保护范围应不限于实施例所揭示的内容,而应包括各种不脱离本发明的替换和修改,并为所附权利要求书所涵盖。The technical content and technical features of the present invention have been disclosed above, but those skilled in the art may still make various replacements and modifications based on the teaching and disclosure of the present invention without departing from the spirit of the present invention. Therefore, the protection scope of the present invention should not be limited to the contents disclosed in the embodiments, but should include various replacements and modifications that do not depart from the present invention, and are covered by the appended claims.

Claims (20)

1.一种缺陷电路小片拣出系统,其用于将贴片晶片上的电路小片拾放到储存箱,其特征在于所述缺陷电路小片拣出系统包含:1. A system for picking out small defective circuits, which is used to pick up the small chips on the SMT chip into a storage box, is characterized in that the system for picking out small defective circuits includes: 扩张环平台,其包含承载座和邻近所述承载座的平台表面,所述承载座用以承载所述贴片晶片,所述平台表面用于设置所述储存箱;The expansion ring platform includes a bearing seat and a platform surface adjacent to the bearing seat, the bearing seat is used to carry the patch wafer, and the platform surface is used for setting the storage box; 用于移动所述扩张环平台的第二线性移动装置,其中所述承载座与所述储存箱同被所述第二线性移动装置移动;以及a second linear moving device for moving the expansion ring platform, wherein the carrier is moved together with the storage box by the second linear moving device; and 拾放装置,其以线性移动的方式在所述承载座与所述平台表面之间移动。A pick-and-place device moves linearly between the bearing seat and the platform surface. 2.根据权利要求1所述的缺陷电路小片拣出系统,其特征在于其进一步包含第一线性移动装置,其设置在所述扩张环平台的上方区域,用于提供所述拾放装置线性移动。2. The defective circuit chip sorting system according to claim 1, characterized in that it further comprises a first linear movement device, which is arranged on the upper area of the expansion ring platform, for providing linear movement of the pick-and-place device . 3.根据权利要求2所述的缺陷电路小片拣出系统,其特征在于其中所述第一线性移动装置包含两个滑台和一线性电动机,所述线性电动机驱动所述滑台移动,而所述拾放装置连接到所述滑台中的一者。3. The defective circuit chip sorting system according to claim 2, wherein the first linear moving device comprises two slide tables and a linear motor, the linear motor drives the slide table to move, and the The pick-and-place device is connected to one of the slides. 4.根据权利要求3所述的缺陷电路小片拣出系统,其特征在于其进一步包含用于提供缺陷检查图的光学感测装置,其连接于所述滑台中的另一者。4. The defective die sorting system according to claim 3, further comprising an optical sensing device for providing a defect inspection map, which is connected to the other one of the slide tables. 5.根据权利要求4所述的缺陷电路小片拣出系统,其特征在于其进一步包含计算装置,用于以所述缺陷检查图更新所述贴片晶片的晶片测试图。5. The defective circuit die sorting system according to claim 4, further comprising a computing device for updating the chip test pattern of the patch wafer with the defect inspection pattern. 6.根据权利要求4所述的缺陷电路小片拣出系统,其特征在于其中所述光学感测装置包含图像检索传感器,所述图像检索传感器为电荷耦合组件型或互补金属氧化物半导体型。6. The defective circuit die sorting system according to claim 4, wherein the optical sensing device comprises an image retrieval sensor, and the image retrieval sensor is a CCD type or a CMOS type. 7.根据权利要求2所述的缺陷电路小片拣出系统,其特征在于其中所述第一线性移动装置与所述第二线性移动装置的移动方向彼此垂直。7. The defective circuit die sorting system according to claim 2, wherein the moving directions of the first linear moving device and the second linear moving device are perpendicular to each other. 8.根据权利要求1所述的缺陷电路小片拣出系统,其特征在于其进一步包含设于所述承载座下方的顶针机构,其使所述电路小片部分脱离其粘附的胶膜。8 . The system for sorting out defective circuit chips according to claim 1 , further comprising a ejector mechanism disposed under the bearing base, which makes the circuit chips partly detach from the adhesive film attached thereto. 9 . 9.根据权利要求1所述的缺陷电路小片拣出系统,其特征在于其进一步包含:9. The defective circuit die sorting system according to claim 1, further comprising: 进料装置,用以容纳即将进行检查的贴片晶片;The feeding device is used to accommodate the chip wafers that are about to be inspected; 出料装置,用以容纳检查完毕的贴片晶片;以及an outfeed device for accommodating inspected patch wafers; and 摆臂机构,其包含摆臂、移动装置和吸盘装置,其中,所述吸盘装置设置在所述移动装置上,使所述吸盘装置在所述进料装置与所述出料装置之间移动,而所述摆臂使所述吸盘装置在承载座与进料装置和出料装置之间移动。A swing arm mechanism, which includes a swing arm, a moving device and a suction cup device, wherein the suction cup device is arranged on the moving device, so that the suction cup device moves between the feeding device and the discharging device, And the swing arm moves the suction cup device between the bearing seat and the feeding device and the discharging device. 10.根据权利要求9所述的缺陷电路小片拣出系统,其特征在于其中所述进料装置与所述出料装置包含用于堆叠所述贴片晶片的升降机构。10 . The defective circuit die sorting system according to claim 9 , wherein the feeding device and the discharging device comprise a lifting mechanism for stacking the dies. 11 . 11.根据权利要求1所述的缺陷电路小片拣出系统,其特征在于其中所述承载座进一步包含至少一个固定夹持件和一活动夹持件,所述固定夹持件与所述活动夹持件用于固持所述贴片晶片。11. The defective circuit die sorting system according to claim 1, wherein the bearing seat further comprises at least one fixed clamp and a movable clamp, the fixed clamp and the movable clamp The holder is used to hold the patch wafer. 12.根据权利要求1所述的缺陷电路小片拣出系统,其特征在于其进一步包含周期时间和移动范围,所述移动范围包含所述承载座、所述平台表面和所述承载座与所述平台表面之间的区域,其中所述拾放装置在所述移动范围内移动所需的所述周期时间小于0.35秒。12. The defective circuit die sorting system according to claim 1, further comprising a cycle time and a range of movement, the range of movement comprising the carrier, the platform surface, and the carrier and the The area between platform surfaces wherein said cycle time required for said pick and place device to move within said range of motion is less than 0.35 seconds. 13.一种缺陷电路小片拣出的方法,其特征在于其包含下列步骤:13. A method for picking out defective circuit chips, characterized in that it comprises the following steps: 从贴片晶片取得缺陷检查图,其中所述贴片晶片放置于扩张环平台上的承载座,所述扩张环平台包含邻近所述承载座的平台表面;Obtaining a defect inspection map from a patch wafer, wherein the patch wafer is placed on a carrier seat on an expansion ring platform, and the expansion ring platform includes a platform surface adjacent to the carrier seat; 依据所述缺陷检查图以线性移动的拾放装置将所述贴片晶片上的不良电路小片拣出到设置于所述平台表面的储存箱;以及Picking out the defective circuit chips on the patch wafer to a storage box arranged on the surface of the platform with a linearly moving pick-and-place device according to the defect inspection map; and 利用用于移动所述扩张环平台的第二线性移动装置同时移动所述承载座与所述储存箱。The bearing seat and the storage box are simultaneously moved by a second linear movement device for moving the expansion ring platform. 14.根据权利要求13所述的方法,其特征在于其进一步包含以所述缺陷检查图更新所述贴片晶片中的晶片测试图的步骤。14. The method as claimed in claim 13, further comprising a step of updating a wafer test pattern in the bonded wafer with the defect inspection map. 15.根据权利要求13所述的方法,其特征在于其进一步包含下列步骤:15. The method of claim 13, further comprising the steps of: 测量所述贴片晶片的角度误差;以及measuring the angular error of the bonded wafer; and 补正所述角度误差。The angle error is corrected. 16.根据权利要求13所述的方法,其特征在于其中拣出所述贴片晶片上的不良电路小片的步骤进一步包含计算所述贴片晶片上各电路小片的坐标位置的步骤。16. The method according to claim 13, wherein the step of sorting out the defective circuit dies on the patch wafer further comprises a step of calculating the coordinate positions of each circuit chip on the patch wafer. 17.根据权利要求13所述的方法,其特征在于其进一步包含下列步骤:17. The method of claim 13, further comprising the steps of: 测量所述贴片晶片上各电路小片群组的基准点坐标;以及Measuring the reference point coordinates of each die group on the patch wafer; and 以所述基准点坐标,更新各所述电路小片群组中的各电路小片的坐标。Using the coordinates of the reference point, the coordinates of each die in each die group are updated. 18.根据权利要求13所述的方法,其特征在于其中取得缺陷检查图的步骤包含以光学感测装置扫描所述贴片晶片。18. The method as claimed in claim 13, wherein the step of obtaining the defect inspection map comprises scanning the bonded wafer with an optical sensing device. 19.根据权利要求18所述的方法,其特征在于其中所述光学感测装置包含图像检索传感器,所述图像检索传感器为电荷耦合组件型或互补金属氧化物半导体型。19. The method according to claim 18, wherein the optical sensing device comprises an image retrieval sensor, and the image retrieval sensor is a charge coupled device type or a complementary metal oxide semiconductor type. 20.根据权利要求13所述的方法,其特征在于其进一步包含下列步骤:20. The method of claim 13, further comprising the steps of: 将进料装置中待检验的贴片晶片堆叠依序移到所述承载座;以及moving the chip stacks to be inspected in the feeding device to the carrier in sequence; and 将检验后的贴片晶片依序堆叠于出料装置。The inspected patch wafers are sequentially stacked on the discharge device.
CN 200910000169 2009-01-14 2009-01-14 Defective circuit chip sorting system and method thereof Active CN101777508B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200910000169 CN101777508B (en) 2009-01-14 2009-01-14 Defective circuit chip sorting system and method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200910000169 CN101777508B (en) 2009-01-14 2009-01-14 Defective circuit chip sorting system and method thereof

Publications (2)

Publication Number Publication Date
CN101777508A CN101777508A (en) 2010-07-14
CN101777508B true CN101777508B (en) 2013-03-13

Family

ID=42513909

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200910000169 Active CN101777508B (en) 2009-01-14 2009-01-14 Defective circuit chip sorting system and method thereof

Country Status (1)

Country Link
CN (1) CN101777508B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109285794B (en) * 2017-07-21 2020-11-20 上海新昇半导体科技有限公司 Visual inspection machine and method for wafer

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101000311A (en) * 2006-01-11 2007-07-18 索尼株式会社 Defects detection device and method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101000311A (en) * 2006-01-11 2007-07-18 索尼株式会社 Defects detection device and method

Also Published As

Publication number Publication date
CN101777508A (en) 2010-07-14

Similar Documents

Publication Publication Date Title
TWI385743B (en) System and method for separating defective dies from a wafer
US10748800B2 (en) Chip bonding apparatus and method
US5894218A (en) Method and apparatus for automatically positioning electronic dice within component packages
KR101683576B1 (en) Wafer handler comprising a vision system
US20130027542A1 (en) Electronic component carrying device and electronic component carrying method
JP6712648B2 (en) Flip chip joining apparatus and joining method
US20110038694A1 (en) Semiconductor die sorter for wafer level packaging
CN111415895A (en) Get piece and chip bonding device and chip bonding machine
KR20220097135A (en) Semiconductor package sawing and sorting apparatus
US10014203B2 (en) Pick and place device comprising pick arm correction module
KR101237056B1 (en) Method for Aligning Semiconductor Package Aggregate
CN107134423B (en) Flip chip bonding device and bonding method thereof
KR100395981B1 (en) Die bonding method and apparatus
CN101777508B (en) Defective circuit chip sorting system and method thereof
KR20220093802A (en) Semiconductor strip transfer method
US20230065638A1 (en) Workpiece handling system, method of calibrating workpiece handling system and method of manufacturing semiconductor package
KR100639400B1 (en) Lead pick and place equipment
KR20200072976A (en) Substrate supply module and die bonding apparatus including the same
CN116798899B (en) Array position detection device for chip sealing and detection and application method thereof
KR20220097136A (en) Semiconductor package sawing and sorting apparatus
KR20220097134A (en) Semiconductor package transfer method and apparatus
KR102239000B1 (en) Operating method of a hoist module and hoist module for performing the same
KR20220097133A (en) Semiconductor package transfer unit and semiconductor package sawing and sorting apparatus including the same
KR20230043359A (en) Apparatus for sawing semiconductor packages
KR20220010964A (en) Semiconductor strip aligning method and semiconductor strip sawing method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant