[go: up one dir, main page]

CN101729189B - Transceivers and Receivers - Google Patents

Transceivers and Receivers Download PDF

Info

Publication number
CN101729189B
CN101729189B CN 200810170142 CN200810170142A CN101729189B CN 101729189 B CN101729189 B CN 101729189B CN 200810170142 CN200810170142 CN 200810170142 CN 200810170142 A CN200810170142 A CN 200810170142A CN 101729189 B CN101729189 B CN 101729189B
Authority
CN
China
Prior art keywords
signal
decoder
control
receiver
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN 200810170142
Other languages
Chinese (zh)
Other versions
CN101729189A (en
Inventor
刘祖俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IC Plus Corp
Original Assignee
IC Plus Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IC Plus Corp filed Critical IC Plus Corp
Priority to CN 200810170142 priority Critical patent/CN101729189B/en
Publication of CN101729189A publication Critical patent/CN101729189A/en
Application granted granted Critical
Publication of CN101729189B publication Critical patent/CN101729189B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Dc Digital Transmission (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Circuits Of Receivers In General (AREA)
  • Communication Control (AREA)

Abstract

A transceiver and a receiver. The receiver comprises an analog-digital converter, an equalizer, a slicer, a delay unit, a decoder, a selection unit and a control unit. The analog-to-digital converter is used for performing analog-to-digital conversion on the received signal to generate a digital signal. The equalizer is used for adjusting the digital signal and generating an equalized signal. A slicer receives and slices the equalized signal and generates a sliced signal. The delay unit is used for delaying the slicing signal. The decoder is used for determining whether to decode the received equalization signal according to the control signal. The selection unit is coupled to the slicer and the decoder and is used for selecting one of the slicing signal or the output of the decoder as an output signal according to a second control signal. The control unit is coupled to the slicer and the selection unit and used for determining whether the control signal and the second control signal are enabled or not according to the slicing signal and the state of the output signal.

Description

收发装置与接收器Transceivers and Receivers

技术领域 technical field

本发明是有关于一种收发装置,且特别是有关于一种的收发装置与接收器。The present invention relates to a transceiver, and in particular to a transceiver and a receiver.

背景技术 Background technique

在网络通讯系统中,通常会使用收发装置(Transceiver)来作为信号的传输媒介。收发装置一般是由传送器(Transmitter,简称TX)与接收器(Receiver,简称RX)所组成,并且传送器可用来输出信号,而接收器可用来接收信号。In a network communication system, a transceiver device (Transceiver) is usually used as a signal transmission medium. The transceiver device is generally composed of a transmitter (TX for short) and a receiver (RX for short), and the transmitter can be used to output signals, and the receiver can be used to receive signals.

一般来说,收发装置在进行信号的传输过程中,并不会都一直处于数据传输状态,也就是说,收发装置在进行信号传输过程中也会处于闲置(Idle)状态,亦即信号的传输过程中并无数据。另外,在千兆位以太网络(GigabitEthernet)中,接收器会配置维特比解码器(Viterbi Decoder)以降低信号的位错误率。由于维特比解码器本身并没有检测信号状态的机制,亦即维特比解码器并不会检测此时信号处于数据传输状态或是闲置状态,并且维特比解码器的耗电量相当大。如此一来,已知的收发装置会浪费过多的耗电量。Generally speaking, the transceiver device will not always be in the data transmission state during the signal transmission process, that is to say, the transceiver device will also be in the idle (Idle) state during the signal transmission process, that is, the signal transmission There is no data in the process. In addition, in a Gigabit Ethernet network (GigabitEthernet), the receiver will be equipped with a Viterbi decoder (Viterbi Decoder) to reduce the bit error rate of the signal. Since the Viterbi decoder itself does not have a mechanism for detecting the signal state, that is, the Viterbi decoder does not detect whether the signal is in a data transmission state or an idle state at this time, and the power consumption of the Viterbi decoder is quite large. In this way, the known transceiver device wastes too much power consumption.

发明内容 Contents of the invention

本发明提供一种收发装置与接收器,藉以达成省电的目的。The invention provides a transceiver and a receiver to achieve the purpose of power saving.

本发明提出一种接收器,适用于接收远程装置所传输的接收信号。接收器包括模拟数字转换器、均衡器、切分器、延迟单元、解码器与选择单元与控制单元。模拟数字转换器用以将接收信号进行模拟数字转换,以产生数字信号。均衡器耦接至模拟数字转换器,用以调整数字信号,并产生均衡信号。切分器(Slicer)耦接至均衡器,接收并切分均衡信号,并产生切分信号。延迟单元耦接至切分器,用以延迟切分信号。解码器耦接至均衡器,用以依据控制信号而决定是否对接收信号进行解码。选择单元耦接至切分器与解码器,用以依据第二控制信号,而选择输出均衡信号与解码器的输出其中之一作为输出信号。控制单元耦接至切分器与选择单元,用以依据切分信号以及输出信号的状态而决定是否致能控制信号与第二控制信号。The present invention proposes a receiver suitable for receiving a received signal transmitted by a remote device. The receiver includes an analog-to-digital converter, an equalizer, a slicer, a delay unit, a decoder, a selection unit and a control unit. The analog-to-digital converter is used to perform analog-to-digital conversion on the received signal to generate a digital signal. The equalizer is coupled to the analog-to-digital converter for adjusting the digital signal and generating an equalized signal. The slicer (Slicer) is coupled to the equalizer, receives and slices the equalized signal, and generates the sliced signal. The delay unit is coupled to the slicer for delaying the sliced signal. The decoder is coupled to the equalizer for determining whether to decode the received signal according to the control signal. The selection unit is coupled to the slicer and the decoder, and is used for selecting one of the output equalized signal and the output of the decoder as the output signal according to the second control signal. The control unit is coupled to the splitter and the selection unit, and is used for determining whether to enable the control signal and the second control signal according to the states of the split signal and the output signal.

在本发明一实施例中,当控制单元检测到切分信号具有接收信号中数据的串流字元起始位置时,则致能控制信号,而当控制单元检测到输出信号具有接收信号中数据的串流字元结束位置且切分信号不具有接收信号中数据的串流字元起始位置时,则禁能控制信号。In one embodiment of the present invention, when the control unit detects that the segmentation signal has the start position of the string character of the data in the received signal, the control signal is enabled, and when the control unit detects that the output signal has the data in the received signal When the end position of the stream character of the received signal and the segmented signal does not have the start position of the stream character of the data in the received signal, the control signal is disabled.

在本发明一实施例中,当控制单元检测到切分信号具有接收信号中数据的串流字元起始位置时,间隔预设时间后,致能第二控制信号,而当控制单元检测到输出信号具有接收信号中数据的串流字元结束位置且切分信号不具有接收信号中数据的串流字元起始位置时,则禁能控制信号。In one embodiment of the present invention, when the control unit detects that the segmented signal has the start position of the data in the received signal, the second control signal is enabled after a preset time interval, and when the control unit detects When the output signal has the end position of the stream character of the data in the received signal and the split signal does not have the start position of the stream character of the data in the received signal, the control signal is disabled.

在本发明一实施例中,上述解码器为维特比解码器(Viterbi decoder)。In an embodiment of the present invention, the above-mentioned decoder is a Viterbi decoder.

本发明提出一种具有上述接收器的收发装置。The present invention proposes a transceiving device having the above-mentioned receiver.

本发明通过接收器中的控制单元来检测切分信号的状态(亦即接收信号的状态),并对应地产生控制信号。也就是说,当切分信号(接收信号)处于闲置状态,控制单元则禁能上述控制信号;当切分信号(接收信号)处于数据传输状态,控制单元则致能上述控制信号。之后,解码器则依据控制信号的状态,而决定是否对接收信号进行解码。也就是说,当控制信号被禁能时,解码器停止对接收信号进行解码,亦即解码器为停止运作状态,并且控制单元会控制选择单元选择被延迟的切分信号作为接收器的输出信号,而当控制信号被致能时,解码器对接收信号进行解码,亦即解码器为工作状态,并且控制单元会控制选择单元选择解码器的输出作为接收器的输出信号。如此一来,本发明可以有效地减少接收器的耗电量。In the present invention, the control unit in the receiver detects the state of the split signal (that is, the state of the received signal), and generates a control signal correspondingly. That is to say, when the splitting signal (receiving signal) is in an idle state, the control unit disables the above-mentioned control signal; when the splitting signal (receiving signal) is in a data transmission state, the control unit enables the above-mentioned control signal. After that, the decoder decides whether to decode the received signal according to the state of the control signal. That is to say, when the control signal is disabled, the decoder stops decoding the received signal, that is, the decoder is in a stopped state, and the control unit will control the selection unit to select the delayed split signal as the output signal of the receiver , and when the control signal is enabled, the decoder decodes the received signal, that is, the decoder is in the working state, and the control unit controls the selection unit to select the output of the decoder as the output signal of the receiver. In this way, the present invention can effectively reduce the power consumption of the receiver.

为让本发明的上述特征和优点能更明显易懂,下文特举实施例,并配合所附图式,作详细说明如下。In order to make the above-mentioned features and advantages of the present invention more comprehensible, the following specific embodiments are described in detail in conjunction with the accompanying drawings.

附图说明 Description of drawings

图1绘示为本发明一实施例的收发装置的方块图。FIG. 1 is a block diagram of a transceiver device according to an embodiment of the present invention.

图2绘示为本发明一实施例的接收信号的示意图。FIG. 2 is a schematic diagram of a received signal according to an embodiment of the present invention.

图3绘示为本发明一实施例的省电方法的流程图。FIG. 3 is a flowchart of a power saving method according to an embodiment of the present invention.

[主要元件标号说明][Description of main component labels]

100:收发装置100: transceiver device

110:远程装置110: remote device

150:接收器150: Receiver

152:切分器152: Slicer

154:解码器154: Decoder

156:选择单元156: Select Unit

158:控制单元158: Control unit

160:延迟单元160: delay unit

162:模拟数字转换器162: Analog-to-Digital Converter

164:均衡器164: Equalizer

S1:接收信号S1: receive signal

ES:均衡信号ES: Equalized signal

CS:控制信号CS: control signal

CS2:第二控制信号CS2: Second control signal

OS1:输出信号OS1: output signal

Idle:闲置状态Idle: idle state

SSD1、SSD2:串流字元起始位置SSD1, SSD2: starting position of string characters

Csreset:重置期间Csreset: during reset

ESD1、ESD2:串流字元结束位置ESD1, ESD2: end position of string characters

Data:数据传输状态Data: Data transmission status

T1、T2:期间T1, T2: period

S301~S307:本发明实施例的接收器的省电方法各步骤S301~S307: each step of the power saving method of the receiver according to the embodiment of the present invention

具体实施方式 Detailed ways

图1绘示为本发明一实施例的收发装置的方块图。本实施例的收发装置100可以应用于千兆位以太网络(Gigabit Ethernet)上,但不限制其范围。请参照图1,收发装置100包括接收器150。接收器150用以接收远程装置110所传输的接收信号S1。在本实施例中,接收信号S1为连续信号,亦即收发装置100开始运作后,接收器150即会持续不断地接收远程装置110所输出的接收信号S1。FIG. 1 is a block diagram of a transceiver device according to an embodiment of the present invention. The transceiver device 100 of this embodiment can be applied to a Gigabit Ethernet network (Gigabit Ethernet), but its scope is not limited. Please refer to FIG. 1 , the transceiver device 100 includes a receiver 150 . The receiver 150 is used for receiving the received signal S1 transmitted by the remote device 110 . In this embodiment, the received signal S1 is a continuous signal, that is, after the transceiver device 100 starts to operate, the receiver 150 will continuously receive the received signal S1 outputted by the remote device 110 .

一般来说,接收信号S1于传输过程中,会具有闲置(Idle)状态或数据传输状态。并且,当接收信号S1处于闲置状态时,是传送3位阶(level)的电压信号,亦即“1”、“0”、“-1”。而当接收信号S1处于数据传输状态时,是传送5位阶的电压信号,亦即“1”、“0.5”、“0”、“-0.5”、“-1”。Generally speaking, the receiving signal S1 will have an idle state or a data transmission state during transmission. Moreover, when the receiving signal S1 is in an idle state, it transmits voltage signals of 3 levels, that is, "1", "0", and "-1". When the received signal S1 is in the data transmission state, it transmits 5-level voltage signals, that is, "1", "0.5", "0", "-0.5", and "-1".

请继续参照图1,接收器150包括模拟数字转换器(Analog to DigitalConverter,ADC)162、均衡器(Equalizer)164、切分器(Slicer)152、延迟单元160、解码器154、选择单元156与控制单元158。模拟数字转换器162,用以对接收信号S1进行模拟数字转换,以产生数字信号。均衡器164耦接至模拟数字转换器162,用以调整数字信号,以产生均衡信号ES。Please continue to refer to FIG. 1, the receiver 150 includes an analog-to-digital converter (Analog to DigitalConverter, ADC) 162, an equalizer (Equalizer) 164, a slicer (Slicer) 152, a delay unit 160, a decoder 154, a selection unit 156 and control unit 158 . The analog-to-digital converter 162 is configured to perform analog-to-digital conversion on the received signal S1 to generate a digital signal. The equalizer 164 is coupled to the analog-to-digital converter 162 for adjusting the digital signal to generate an equalized signal ES.

切分器152耦接至均衡器164,用以接收并切分均衡信号ES,以产生切分信号。在本实施例中,由于解码器154需要预设时间,才能对均衡信号ES解码出正确的解码信号。并且,切分器152与解码器154对均衡信号ES处的时间长短不同。而为了避免传送至选择单元156的切分信号与解码器154的输出不同步,而造成接收器150产生错误的解码信号。因此,延迟单元160可以耦接至切分器152,用以延迟切分信号。The splitter 152 is coupled to the equalizer 164 for receiving and splitting the equalized signal ES to generate split signals. In this embodiment, since the decoder 154 needs a preset time, it can decode the equalized signal ES to obtain a correct decoded signal. Moreover, the slicer 152 and the decoder 154 have different time lengths for the equalization signal ES. In order to avoid that the segmented signal transmitted to the selection unit 156 is not synchronized with the output of the decoder 154 , causing the receiver 150 to generate an erroneous decoded signal. Therefore, the delay unit 160 can be coupled to the slicer 152 to delay the sliced signal.

解码器154依据控制信号CS而决定是否对均衡信号ES进行解码。举例来说,当控制信号CS被致能时,解码器154对均衡信号ES进行解码,亦即此时解码器154处于运作状态。另一方面,当控制信号CS被禁能时,解码器154不会对均衡信号ES进行解码,亦即此时解码器154处于关闭状态。藉此,本实施例的接收器150可以有效地减少耗电量。在本实施例中,解码器154可以为维特比解码器(Viterbi decoder),且用来对5位阶的电压信号进行处理。另外,切分器152用来对3位阶的电压信号进行处理。The decoder 154 determines whether to decode the equalized signal ES according to the control signal CS. For example, when the control signal CS is enabled, the decoder 154 decodes the equalized signal ES, that is, the decoder 154 is in an operating state at this time. On the other hand, when the control signal CS is disabled, the decoder 154 will not decode the equalized signal ES, that is, the decoder 154 is turned off at this time. Accordingly, the receiver 150 of this embodiment can effectively reduce power consumption. In this embodiment, the decoder 154 may be a Viterbi decoder, and is used to process the 5-level voltage signal. In addition, the slicer 152 is used to process the 3-level voltage signal.

选择单元156耦接至切分器152与解码器154,依据第二控制信号CS2,而选择输出被延迟的切分信号(延迟单元160的输出)与解码器154的输出其中之一作为输出信号OS1。举例来说,当解码器154没有对均衡信号ES进行解码时,则第二控制信号CS2被禁能,因此选择单元156会选择被延迟的切分信号作为输出信号OS1。当解码器154对均衡信号ES进行解码时,则第二控制信号CS2被致能,因此选择单元156会选择解码器154的输出作为输出信号OS1。在本实施例中,选择单元156可以为多工器(Multiplexer)。The selection unit 156 is coupled to the slicer 152 and the decoder 154, and selects and outputs one of the delayed split signal (the output of the delay unit 160) and the output of the decoder 154 as the output signal according to the second control signal CS2 OS1. For example, when the decoder 154 does not decode the equalized signal ES, the second control signal CS2 is disabled, so the selection unit 156 selects the delayed split signal as the output signal OS1. When the decoder 154 decodes the equalized signal ES, the second control signal CS2 is enabled, so the selection unit 156 selects the output of the decoder 154 as the output signal OS1. In this embodiment, the selection unit 156 may be a multiplexer (Multiplexer).

控制单元158可以检测切分信号与输出信号OS1来决定是否致能控制信号CS与第二控制信号CS2,以作为控制解码器154是否需要关闭或运作以及选择单元156选择被延迟的切分信号与解码器154的输出其中之一作为输出信号OS1的依据。The control unit 158 can detect the split signal and the output signal OS1 to determine whether to enable the control signal CS and the second control signal CS2, so as to control whether the decoder 154 needs to be closed or to operate, and the selection unit 156 selects the delayed split signal and One of the outputs of the decoder 154 is used as the basis for the output signal OS1.

值得一提的是,在本实施例中,通过切分器152对3位阶的电压信号进行处理,而通过解码器154对5位阶的电压信号进行处理。如此一来,可以有效地降低接收器150解码接收信号S1时的位错误率(Bit Error Rate)。It is worth mentioning that, in this embodiment, the 3-level voltage signal is processed by the slicer 152 , and the 5-level voltage signal is processed by the decoder 154 . In this way, the bit error rate (Bit Error Rate) when the receiver 150 decodes the received signal S1 can be effectively reduced.

为了使本领域技术人员可以了解如何控制解码器156的操作,以下将举一例来说明。图2绘示为本发明一实施例的接收信号的示意图。请参照图2,标号Idle表示接收信号S1处于闲置状态;标号SSD1、SSD2表示接收信号S1中数据的串流字元起始位置(Start of Stream Delimiter,SSD);标号Data表示接收信号S1处于数据传输状;标号Crreset表示重置期间,亦即显示接收信号S1即将由数据传输状态转换为闲置状态;ESD1、ESD2表示接收信号S1中数据的串流字元结束位置(End of Stream Delimiter,ESD)。在本实施例中,为了方便说明,因此接收信号S1的状态会依序为Idle、SSD1、SSD2、Data、Crreset、Crreset、ESD1、ESD2、Idle、...。In order to make those skilled in the art understand how to control the operation of the decoder 156, an example will be given below to illustrate. FIG. 2 is a schematic diagram of a received signal according to an embodiment of the present invention. Please refer to Figure 2, the label Idle indicates that the received signal S1 is in an idle state; the labels SSD1 and SSD2 indicate the starting position (Start of Stream Delimiter, SSD) of the data in the received signal S1; the label Data indicates that the received signal S1 is in the data state. Transmission status; the label Crreset indicates the reset period, which means that the received signal S1 is about to change from the data transmission state to the idle state; ESD1 and ESD2 indicate the end position of the data in the received signal S1 (End of Stream Delimiter, ESD) . In this embodiment, for the convenience of description, the states of the received signal S1 are sequentially Idle, SSD1, SSD2, Data, Crreset, Crreset, ESD1, ESD2, Idle, . . . .

请合并参照图1与图2,首先,接收信号为S1的状态为Idle,因此,切分器152在对均衡信号ES进行处理后,所产生切分信号的状态也为Idle。因此,控制单元158会依据切分信号的状态为Idle,而禁能控制信号CS与第二控制信号CS2,使得解码器154停止运作且让选择单元156选择被延迟的切分信号作为输出信号OS1。Please refer to FIG. 1 and FIG. 2 together. First, the state of the received signal S1 is Idle. Therefore, after the equalization signal ES is processed by the slicer 152 , the state of the generated split signal is also Idle. Therefore, the control unit 158 disables the control signal CS and the second control signal CS2 according to the state of the split signal being Idle, so that the decoder 154 stops operating and the selection unit 156 selects the delayed split signal as the output signal OS1 .

接着,切分器152持续对均衡信号ES进行处理,并且当控制单元158检测到切分信号具有接收信号S1中数据的串流字元起始位置SSD1时,亦即接收信号S1由闲置状态转换为数据传输状态,则致能控制信号CS,以便于让解码器154开始运作。由于解码器154对均衡信号ES(接收信号S1)进行解码到解码完毕之间会有一段数据处理时间,而此数据处理时间约为存储长度(Memory Length),并且此存储长度可以由使用者自行调整。因此,当控制单元158致能出控制信号CS,并经过预设时间(亦即存储长度)后,此时解码器154的输出为有效的解码信号时,控制单元158会致能出第二控制信号CS2,以便于让选择单元156选择解码器154的输出作为输出信号OS1。Next, the slicer 152 continues to process the equalized signal ES, and when the control unit 158 detects that the sliced signal has the stream character start position SSD1 of the data in the received signal S1, that is, the received signal S1 is switched from the idle state In the data transmission state, the control signal CS is enabled so that the decoder 154 starts to operate. Since the decoder 154 decodes the equalized signal ES (received signal S1) and decodes it, there will be a period of data processing time, and this data processing time is about the memory length (Memory Length), and this memory length can be determined by the user Adjustment. Therefore, when the control unit 158 enables the control signal CS, and after the preset time (that is, the storage length), when the output of the decoder 154 is an effective decoding signal, the control unit 158 will enable the second control signal CS. The signal CS2 is used to allow the selection unit 156 to select the output of the decoder 154 as the output signal OS1.

之后,解码器154持续对均衡信号ES进行处理,且选择单元156持续选择解码器154的输出作为输出信号OS1。在本实施例中,接收信号S1为处于上一笔数据传输状态与下一笔数据传输状态之间的间隔为封包间隔(InterPacket Gap,IPG),亦即接收信号S1处于闲置状态的时间长度。因此,当控制单元158检测到输出信号OS1具有接收信号S1中数据的串流字元结束位置ESD1、ESD2时,亦即接收信号S1中的封包已传送完毕,并且即将由数据传输状态转换成闲置状态,控制单元158会再判断封包间隔是否大于存储长度。Afterwards, the decoder 154 continues to process the equalized signal ES, and the selection unit 156 continues to select the output of the decoder 154 as the output signal OS1. In this embodiment, the received signal S1 is in the last data transmission state and the interval between the next data transmission state is the InterPacket Gap (IPG), that is, the time length of the received signal S1 in the idle state. Therefore, when the control unit 158 detects that the output signal OS1 has the end positions ESD1 and ESD2 of the data in the received signal S1, that is, the packet in the received signal S1 has been transmitted and is about to switch from the data transmission state to the idle state. state, the control unit 158 will then judge whether the packet interval is greater than the storage length.

若封包间隔大于预设时间,表示接收信号S1于闲置状态的时间较长,亦即控制单元158检测到输出信号OS1具有接收信号S1中数据的串流字元结束位置ESD1的同时,并于上述预设时间前后未检测到切分信号具有接收信号S1中下一个数据的串流字元起始位置SSD1,因此,控制单元158会禁能控制信号CS与第二控制信号CS2,以便于让解码器154停止运作,并且让选择单元156选择被延迟的切分信号作为输出信号OS1。藉此,本实施例可以有效地节省接收器150的耗电量。If the packet interval is greater than the preset time, it means that the received signal S1 has been in the idle state for a long time, that is, the control unit 158 detects that the output signal OS1 has the end position ESD1 of the data in the received signal S1, and at the same time as the above-mentioned It is not detected before or after the preset time that the segmented signal has the start position SSD1 of the next data in the received signal S1. Therefore, the control unit 158 will disable the control signal CS and the second control signal CS2 to facilitate decoding. The device 154 stops operating, and the selection unit 156 selects the delayed split signal as the output signal OS1. Thereby, this embodiment can effectively save the power consumption of the receiver 150 .

反之,若封包间隔小于预设时间时,表示接收信号S1于闲置状态的时间较短(解码器154尚未处理完上一笔数据,而下一笔数据的就已经产生),亦即控制单元158检测到输出信号OS1具有输入信号S1中数据的串流字元结束位置ESD1时,并于上述预设时间前后有检测到切分信号具有输入信号S1中数据的串流字元起始位置SSD1,故此时控制单元158会持续致能控制信号CS以及第二控制信号CS2,以让解码器154持续进行运作,以便于在解码完上一笔数据后,立即对下一笔数据进行解码,并且让选择单元156持续选择解码器154的输出作为输出信号OS1,以避免让输出信号OS1产生错误的解码信号。Conversely, if the packet interval is less than the preset time, it means that the received signal S1 is in the idle state for a short time (decoder 154 has not processed the previous data, but the next data has already been generated), that is, the control unit 158 When it is detected that the output signal OS1 has the stream character end position ESD1 of the data in the input signal S1, and it is detected that the split signal has the stream character start position SSD1 of the data in the input signal S1 before and after the preset time, Therefore, at this time, the control unit 158 will continue to enable the control signal CS and the second control signal CS2, so that the decoder 154 can continue to operate, so that after decoding the previous data, it can immediately decode the next data, and let The selection unit 156 continuously selects the output of the decoder 154 as the output signal OS1 to prevent the output signal OS1 from generating an erroneous decoding signal.

通过上述实施例的说明,可以归纳出一种接收器省电方法。图3绘示为本发明一实施例的接收器的省电方法流程图。本实施例的接收器可以具有解码器,且例如为维特比解码器,但不限制其范围。请参照图3,首先,在步骤S301中,接收接收信号,亦即接收器接收由远程装置所输出的接收信号。Through the description of the above embodiments, a receiver power saving method can be summarized. FIG. 3 is a flowchart of a power saving method of a receiver according to an embodiment of the present invention. The receiver of this embodiment may have a decoder, such as a Viterbi decoder, without limiting its scope. Please refer to FIG. 3 , firstly, in step S301 , a received signal is received, that is, the receiver receives the received signal output by the remote device.

之后,在步骤S303中,检测接收信号是否为闲置状控制解码器进行运作态。当检测出接收信号为闲置状态时,则进行步骤S305,禁能控制信号,以控制解码器停止运作。之后,当解码器停止工作,接收器中的控制单元便会禁能第二控制信号,以便于让选择单元不选择解码器的输出作为接收器的输出信号。Afterwards, in step S303, it is detected whether the received signal is in an idle state to control the decoder to operate. When it is detected that the received signal is in an idle state, proceed to step S305 to disable the control signal so as to control the decoder to stop operating. Afterwards, when the decoder stops working, the control unit in the receiver disables the second control signal so that the selection unit does not select the output of the decoder as the output signal of the receiver.

另一方面,当检测出接收信号的状态不为闲置状态(亦即为数据传输状态),则进行步骤S307,致能控制信号,以控制解码器对接收信号进行解码。之后,当解码器进对接收信号进行解码后,接收器中的控制单元便会致能第二控制信号,以便于让选择单元选择解码器的输出作为接收器的输出信号,如此一来,本实施例的接收器可以有效地减少的耗电量。On the other hand, when it is detected that the state of the received signal is not the idle state (that is, the data transmission state), proceed to step S307 to enable the control signal to control the decoder to decode the received signal. Afterwards, when the decoder decodes the received signal, the control unit in the receiver will enable the second control signal so that the selection unit can select the output of the decoder as the output signal of the receiver. In this way, the The receiver of the embodiment can effectively reduce power consumption.

综上所述,本发明通过接收器中的控制单元来检测切分信号的状态(亦即接收信号的状态),并对应地产生控制信号。也就是说,当切分信号(接收信号)处于闲置状态,控制单元则禁能上述控制信号;当切分信号(接收信号)处于数据传输状态,控制单元则致能上述控制信号。之后,解码器则依据控制信号的状态,而决定是否对接收信号进行解码。也就是说,当控制信号被禁能时,解码器停止对接收信号进行解码,亦即解码器为停止运作状态,并且控制单元会控制选择单元选择被延迟的切分信号作为接收器的输出信号;当控制信号被致能时,解码器对接收信号进行解码,亦即解码器为工作状态,并且控制单元会控制选择单元选择解码器的输出作为接收器的输出信号。如此一来,本发明可以有效地减少接收器的耗电量。To sum up, in the present invention, the control unit in the receiver detects the state of the split signal (ie, the state of the received signal), and generates a control signal correspondingly. That is to say, when the splitting signal (receiving signal) is in an idle state, the control unit disables the above-mentioned control signal; when the splitting signal (receiving signal) is in a data transmission state, the control unit enables the above-mentioned control signal. After that, the decoder decides whether to decode the received signal according to the state of the control signal. That is to say, when the control signal is disabled, the decoder stops decoding the received signal, that is, the decoder is in a stopped state, and the control unit will control the selection unit to select the delayed split signal as the output signal of the receiver ; When the control signal is enabled, the decoder decodes the received signal, that is, the decoder is in the working state, and the control unit controls the selection unit to select the output of the decoder as the output signal of the receiver. In this way, the present invention can effectively reduce the power consumption of the receiver.

虽然本发明已以实施例揭露如上,然其并非用以限定本发明,任何本领域技术人员,在不脱离本发明的精神和范围内,当可作些许的更动与润饰,因此本发明的保护范围当视所附的权利要求范围所界定者为准。Although the present invention has been disclosed above with the embodiments, it is not intended to limit the present invention. Any person skilled in the art can make some changes and modifications without departing from the spirit and scope of the present invention. Therefore, the present invention The scope of protection should be defined by the appended claims.

Claims (5)

1. a receiver is applicable to the reception signal that the receiving remote device is transmitted, and this receiver comprises:
Analog-digital converter carried out the analog digital conversion in order to should receive signal, to produce digital signal;
Equalizer is coupled to this analog-digital converter, in order to adjusting this digital signal, and produces equalizing signal;
Sheer is coupled to this equalizer, in order to reception and this equalizing signal of cutting, and produces the cutting signal;
Delay cell is coupled to this sheer, in order to postpone this cutting signal;
Decoder is coupled to this equalizer, in order to determine whether this equalizing signal is decoded according to control signal;
Selected cell is coupled to this sheer and this decoder, in order to according to second control signal, and select this cutting signal that is postponed of output and this decoder output one of them as exporting signal; And
Control unit; Couple this sheer and this selected cell; In order to judging that according to the state of this cutting signal and this output signal the state that receives signal is idle state or data transmission state, with corresponding decision whether this control signal of activation and this second control signal.
2. receiver according to claim 1; Wherein when this control unit detects this cutting signal and has a crossfire character original position of data in this reception signal; This control signal of activation then; And have a crossfire character end position of data in this reception signal and do not detect this cutting signal before and after the Preset Time when having a crossfire character original position of data in this reception signal when this control unit detects this output signal, this control signal of forbidden energy then.
3. receiver according to claim 1; Wherein when this control unit detects this cutting signal and has a crossfire character original position of data in this reception signal; At interval behind the Preset Time; This second control signal of activation; And have a crossfire character end position of data in this reception signal and before and after this Preset Time, do not detect this cutting signal when having a crossfire character original position of data in this reception signal when this control unit detects this output signal, this control signal of forbidden energy then.
4. receiver according to claim 1, wherein this decoder is a Viterbi decoder.
5. R-T unit with receiver as claimed in claim 1.
CN 200810170142 2008-10-13 2008-10-13 Transceivers and Receivers Active CN101729189B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200810170142 CN101729189B (en) 2008-10-13 2008-10-13 Transceivers and Receivers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200810170142 CN101729189B (en) 2008-10-13 2008-10-13 Transceivers and Receivers

Publications (2)

Publication Number Publication Date
CN101729189A CN101729189A (en) 2010-06-09
CN101729189B true CN101729189B (en) 2012-12-26

Family

ID=42449491

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200810170142 Active CN101729189B (en) 2008-10-13 2008-10-13 Transceivers and Receivers

Country Status (1)

Country Link
CN (1) CN101729189B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103986547B (en) * 2013-02-07 2017-09-05 联咏科技股份有限公司 Signal receiving method and signal receiving device of mobile industry processor interface

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1913505A (en) * 2006-08-10 2007-02-14 上海交通大学 Low dissipation joint balance decoder for billi Ethernet
GB2430334A (en) * 2005-09-15 2007-03-21 Matsushita Electric Ind Co Ltd Control of equalizer operation using signal quality thresholds in a receiver
WO2007084045A1 (en) * 2006-01-17 2007-07-26 Telefonaktiebolaget Lm Ericsson (Publ) Method and arrangement for reducing power consumption in a mobile communication network
CN101171755A (en) * 2005-03-11 2008-04-30 高通股份有限公司 Control of sleep modes in a wireless transceiver

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101171755A (en) * 2005-03-11 2008-04-30 高通股份有限公司 Control of sleep modes in a wireless transceiver
GB2430334A (en) * 2005-09-15 2007-03-21 Matsushita Electric Ind Co Ltd Control of equalizer operation using signal quality thresholds in a receiver
WO2007084045A1 (en) * 2006-01-17 2007-07-26 Telefonaktiebolaget Lm Ericsson (Publ) Method and arrangement for reducing power consumption in a mobile communication network
CN1913505A (en) * 2006-08-10 2007-02-14 上海交通大学 Low dissipation joint balance decoder for billi Ethernet

Also Published As

Publication number Publication date
CN101729189A (en) 2010-06-09

Similar Documents

Publication Publication Date Title
US9883457B2 (en) Method and apparatus for reducing power consumption of a communications device during periods in which the communications device receives idle frames from another communications device
TWI482478B (en) Communication apparatus and method
US7810019B2 (en) Dynamic power adjusting device for viterbi decoder
US20220137695A1 (en) Power consumption reduction in usb redrivers and repeaters
US8432981B1 (en) High frequency and idle communication signal state detection
US10700847B2 (en) Codeword synchronization for fiber channel protocol
US10149025B2 (en) Optical packet sending method and device, optical packet processing method, and optical switching device
US8565428B2 (en) Network device and network connecting method for building up network connection via high definition multimedia interface
JP2016506651A (en) Power management for communication devices
JP4920665B2 (en) Transceiver, receiver, and power saving method thereof
WO2015007140A1 (en) Control method, device and optical transceiver
US8369396B2 (en) Communication signal receiver and signal processing method thereof
US20100262851A1 (en) Network apparatus with power saving capability and power saving method applied to network module
CN101729189B (en) Transceivers and Receivers
US9509532B2 (en) Duty-cycled equalizations
CN102026047A (en) Method, device and system for transmitting reset signals and rate indication signals
US8842721B1 (en) Method and apparatus for channel equalization in high speed S-RIO based communication systems
KR20190062627A (en) Fast recovery from differential interference using limited retransmission
CN101873154A (en) Transmission power controller for Ethernet device and related method
US10033460B2 (en) Receiving device and method for monitoring control information
CN104022890A (en) Fast switching control method and device for pseudo-wire redundancy protection
KR101983700B1 (en) Use of known data for state signaling
WO2016112646A1 (en) Data flow delimiting method, device and computer storage medium
TW200514394A (en) Signal processing apparatus capable of enhance correctness of feedbacked saignal
KR102200399B1 (en) Coaxial communications type receiver

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant