CN101727360A - Hardware self-resetting method, device and mobile multimedia processor - Google Patents
Hardware self-resetting method, device and mobile multimedia processor Download PDFInfo
- Publication number
- CN101727360A CN101727360A CN200810216938A CN200810216938A CN101727360A CN 101727360 A CN101727360 A CN 101727360A CN 200810216938 A CN200810216938 A CN 200810216938A CN 200810216938 A CN200810216938 A CN 200810216938A CN 101727360 A CN101727360 A CN 101727360A
- Authority
- CN
- China
- Prior art keywords
- sub
- function module
- resetting
- module
- control module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 32
- 230000005540 biological transmission Effects 0.000 claims description 4
- 230000003111 delayed effect Effects 0.000 claims description 4
- 238000012545 processing Methods 0.000 abstract description 4
- 238000013461 design Methods 0.000 abstract description 3
- 230000006870 function Effects 0.000 description 8
- 230000008569 process Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000004044 response Effects 0.000 description 4
- 230000009897 systematic effect Effects 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 238000013139 quantization Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
- 238000011002 quantification Methods 0.000 description 1
Images
Landscapes
- Retry When Errors Occur (AREA)
Abstract
The invention is suitable for the field of chip designs, and provides a hardware self-resetting method, a device and a mobile multimedia processor. The method comprises the following steps that: a control module detects whether a sub-function module generate errors; if the sub-function module generates the errors, the control module controls a device to skip from an initial state to an error state and sends indication reset signals to all sub-function modules; and the sub-function modules perform corresponding reset operations after receiving the indication reset signals. Compared with the prior art, the resetting of the function modules is finished by hardware without the participation of software or the combination of the hardware and the software, and the method is a real-time resetting method. Thus, the method avoids careless omissions probably caused by the cooperation of the hardware and the software, improves the speed for processing the errors on the contrary, and simultaneously can also ensure that the sub-function module performing DMA operations can finish the DMA operations.
Description
Technical field
The invention belongs to the chip design field, relate in particular to a kind of hardware self-resetting method, device and mobile multimedia processor.
Background technology
In the chip design field, concrete hardware capability entity or module often are designed to comprise the experimental process functional module.Generally speaking, these functional entitys or module all are to be cooperatively interacted by software and hardware to finish, and wherein, software is used for carrying out the function of some and external interface, as configuration register, realize part algorithm etc.Because hardware speed is faster than software, generally is used for finishing some function ratio than complicated operations, to improve entire system speed.With the picture decoding module is example, and hardware components is mainly used in realizes image motion compensation, quantification and inverse quantization etc.The function that these hardware components are finished is the part of the picture decoding module function that will realize, also has most of need of work software to finish.
So, a frequent phenomenon is: when functional entity or module were in running order, if one of them sub-function module is made mistakes, then whole functional entity or module need jump to original state from error status.Need jump to from error status the original state process at functional entity or module, each sub-function module should have a homing action.
For the homing action of sub-function module, the general disposal route of prior art is: adopt hardware to report an error to upper system, come the functional entity or the module (comprising sub-function module) of makeing mistakes are carried out reset operation by software.
Yet, as previously mentioned, finish because the function of functional entity or module is cooperatively interacted by software and hardware often.If adopt that hardware reports an error, software reset's mode processing capacity entity or makeing mistakes of module, the problem of a reality is that this mode needs closely cooperating of software and hardware, and under the stability of system can not guaranteed prerequisite, above-mentioned cooperation has careless omission unavoidably, thereby can not guarantee that the functional module of makeing mistakes when start next time is in the original state after resetting.Simultaneously, carry out because software is order, compare with the hardware of executed in parallel, finish same function (for example, resetting), if adopt software processes, the relative hardware handles of its speed is got up slower.
Summary of the invention
The purpose of the embodiment of the invention is to provide a kind of hardware self-resetting method, it is slow to be intended to solve prior art reset speed when the method that adopts software and hardware to cooperate solves hardware error, and the functional module of makeing mistakes after can not guaranteeing to start once more is in the problem of the original state after resetting.
The embodiment of the invention is achieved in that a kind of hardware self-resetting method, said method comprising the steps of:
Whether control module detects sub-function module and makes mistakes;
If sub-function module is made mistakes, then the control module control device jumps to error status and sends the indication reset signal to all sub-function module from original state;
Sub-function module is carried out corresponding reset operation after receiving described indication reset signal.
Another purpose of the embodiment of the invention is to provide a kind of hardware self-resetting device, described device comprises control module and at least one sub-function module, whether described control module detects described sub-function module and makes mistakes, and when described sub-function module is made mistakes, control described device and jump to error status, send the indication reset signal to described sub-function module simultaneously; Described sub-function module responds the indication reset signal that described control module sends, and carries out corresponding reset operation.
Another purpose of the embodiment of the invention is to provide a kind of mobile multimedia processor that comprises above-mentioned hardware self-resetting device.
Compared with prior art, resetting of functional module finished by hardware, the participation or the software and hardware combining that do not need software, it is a kind of real-time repositioning method, therefore, possible careless omission when the present invention has avoided software and hardware to cooperate has improved the processing speed of makeing mistakes on the contrary, simultaneously, can also guarantee that the sub-function module of carrying out dma operation finishes dma operation.
Description of drawings
Fig. 1 is the hardware self-resetting method process flow diagram that the embodiment of the invention provides;
Fig. 2 is the hardware self-resetting device synoptic diagram that the embodiment of the invention provides;
Fig. 3 is the DMA sub-function module self-resetting circuit figure that the embodiment of the invention provides;
Fig. 4 is the control module internal circuit diagram that the embodiment of the invention provides; And
Fig. 5 be the embodiment of the invention provide from reset timing figure.
Embodiment
In order to make purpose of the present invention, technical scheme and advantage clearer,, the present invention is further elaborated below in conjunction with drawings and Examples.Should be appreciated that specific embodiment described herein only in order to explanation the present invention, and be not used in qualification the present invention.
The inventive system comprises a control module and experimental process functional module, control module sends the indication reset signal by detecting makeing mistakes of sub-function module to each sub-function module.When sub-function module is being carried out the direct memory access operation therein, then postpone response, finish and send to reset until the direct memory access operation and finish signal to control module to the indication reset signal.Control module makes device jump to original state from error status.
Consult Fig. 1, the hardware self-resetting method process flow diagram that the embodiment of the invention provides, details are as follows.
Step S101, whether control module detects sub-function module and makes mistakes.
In embodiments of the present invention, control module control is responsible for monitoring the state of each sub-function module to operations such as the read/write of each sub-function module, I/O, and therefore, whether control module can detect sub-function module and make mistakes.
Step S102, if there is a sub-function module to make mistakes, then control module makes device jump to error status from duty.
Step S103 sends the indication reset signal to all sub-function module.
Make mistakes and Be Controlled module when detecting when a sub-function module, control module sends the indication reset signal to each sub-function module, indicates each sub-function module to carry out reset operation.
Step S104, all sub-function module are carried out corresponding reset operation after receiving described indication reset signal.
Sub-function module is after receiving the indication reset signal, if (for example do not carry out operation that the operation that mustn't interrupt immediately or inconvenience interrupts immediately at that time, carrying out DMA (Direct Memory Access, direct memory access) in the time of operation), then the sub-function module indication reset signal that makes an immediate response carries out reset operation.
In embodiments of the present invention, if the operation that operation that has a sub-function module carrying out when receiving the indication reset signal mustn't to interrupt immediately or inconvenience are interrupted immediately, as dma operation, then this sub-function module does not respond the indication reset signal of reception, that is, this sub-function module continues ongoing dma operation and finishes until this dma operation.After this dma operation was finished, sub-function module carried out reset operation and send reset operation to control module after reset operation is finished finishing signal.
Step S105, reset operation is finished, and whole device jumps to original state from error status.
In said method, no matter be general sub-function module or the special sub-function module of carrying out dma operation, its reset operation all is that hardware is finished, and does not need the participation of software.Simultaneously,, can be delayed to and just reset after dma operation is finished, not need to interrupt its dma operation for the sub-function module of carrying out dma operation.
See also Fig. 2, the structure of the hardware self-resetting device that provides for the embodiment of the invention for convenience of explanation, only shows the part relevant with the embodiment of the invention.This hardware self-resetting device can be to be built in hardware cell, software unit or software and hardware in the mobile multimedia processor to the unit that combines.
This hardware self-resetting device comprises control module 201, DMA sub-function module 202, and sub-function module 1, sub-function module 2 ..., sub-function module N.Whole device can be an entity or a functional module of finishing certain function, for example, this device can be a picture decoding module, finish the function of picture decoding, correspondingly, control module 201 can be the register controlled module, and DMA sub-function module 202, sub-function module 1 and sub-function module 2 can be respectively DMA arbitration modules, quantization modules and motion compensating module.
In embodiment provided by the invention, control module 201 is controlled DMA sub-function module 202, sub-function module 1, and sub-function module 2 ..., operations such as the read/write of sub-function module N, I/O, the responsible state that monitors each sub-function module.When control module 201 detects a certain sub-function module and makes mistakes, then make device jump to error status from duty.Afterwards, control module 201 sends the indication reset signal to each sub-function module, indicates each sub-function module to carry out reset operation.
In DMA sub-function module 202, sub-function module 1, sub-function module 2, ..., after sub-function module N receives the indication reset signal, except carrying out the DMA sub-function module 202 of dma operation, all the other each modules indication reset signal that makes an immediate response carries out reset operation.
In embodiment provided by the invention, if DMA sub-function module 202 is being carried out dma operation, then DMA sub-function module 202 does not respond the indication reset signal of transmission, that is, this sub-function module continues ongoing dma operation and finishes until this dma operation.After this dma operation was finished, DMA sub-function module 202 carried out reset operation and send reset operation to control module 201 after reset operation is finished finishing signal.All sub-function module reset operations are finished, and whole device jumps to original state from error status.
As embodiments of the invention, Fig. 3 and Fig. 4 have provided DMA sub-function module 202 self-resetting circuits and control module 201 internal circuits respectively.For convenience of explanation, only show the part relevant with the embodiment of the invention.
In Fig. 3, clk, rst_n, req_done, reset, dma_req_en and dma_handle are input signals, reset_done is an output signal, and wherein, clk and rst_n are system clock and systematic reset signal, req_done is that signal is finished in the DMA request, reset is the indicator signal that resets from control module, and dma_req_en is the request enable signal from DMA, and high level is effective, dma_handle is the dma operation signal, and representation module is carrying out dma operation during high level.The contrast Fig. 5 provide from reset timing figure, the logic that can draw self-resetting circuit is: when systematic reset signal rst_n invalid (low level), the indicator signal reset effectively (high level) that resets from control module 201, DMA sub-function module 202 is not carried out dma operation (dma_handle is a low level) or DMA request enable signal dma_req_en invalid (low level) simultaneously, when DMA request is simultaneously finished, represent that then DMA sub-function module 202 reset operations finish, export one and reset and finish signal reset_done to control module 201.After control module 201 receives that resetting of DMA sub-function module 202 finished signal, confirm that all sub-function module have finished reset operation, make device jump to original state from error status.
In Fig. 4, identical among the definition of clk and rst_n and Fig. 3, represent clock signal of system and systematic reset signal respectively, and high level is effective.The reset_start signal is the commencing signal that resets of control module 201 internal judgment, and when reset_start signal effectively when (high level), the indicator signal reset that resets of control module 201 outputs is effective.Resetting of DMA sub-function module 202 self-resetting circuits finished signal reset_done end and linked to each other among reset_done signal end and Fig. 3, by Fig. 3 Fig. 4 represent logic and Fig. 5 from reset timing figure, when the error detection signal err of control module 201 and reset_done signal simultaneously effectively the time, the indicator signal reset that resets of output is invalid.
In embodiment provided by the invention, control module sends the indication reset signal by detecting makeing mistakes of sub-function module to each sub-function module.Simultaneously, when a sub-function module is being carried out the direct memory access operation therein, delay is to the response of indication reset signal, finishes and sends to reset to control module until the direct memory access operation and finish signal, and control module makes device jump to original state from error status.Compared with prior art, resetting of functional module finished by hardware, the participation or the software and hardware combining that do not need software, it is a kind of real-time repositioning method, therefore, possible careless omission when the present invention has avoided software and hardware to cooperate has improved the processing speed of makeing mistakes on the contrary, simultaneously, can also guarantee that the sub-function module of carrying out dma operation finishes dma operation.
The above only is preferred embodiment of the present invention, not in order to restriction the present invention, all any modifications of being done within the spirit and principles in the present invention, is equal to and replaces and improvement etc., all should be included within protection scope of the present invention.
Claims (10)
1. a hardware self-resetting method is characterized in that, said method comprising the steps of:
Whether control module detects sub-function module and makes mistakes;
If sub-function module is made mistakes, then the control module control device jumps to error status and sends the indication reset signal to all sub-function module from original state;
Sub-function module is carried out corresponding reset operation after receiving described indication reset signal.
2. hardware self-resetting method as claimed in claim 1 is characterized in that, describedly carries out corresponding reset operation and comprises reset operation and delayed management operation immediately.
3. hardware self-resetting method as claimed in claim 2 is characterized in that, described delayed management operation is specially:
If sub-function module is being carried out the direct memory access operation when receiving the indication reset signal, then postpone to carry out reset operation, finish until described direct memory access operation.
4. hardware self-resetting method as claimed in claim 3 is characterized in that, after described step sub-function module was carried out the delayed management operation, described method further comprised the steps:
Sub-function module sends reset operation to control module and finishes signal.
5. hardware self-resetting method as claimed in claim 4 is characterized in that, after control module transmission reset operation was finished signal, described method further comprised in described step sub-function module:
The control module control device jumps to original state after resetting from error status.
6. hardware self-resetting method as claimed in claim 1 is characterized in that, after described step sub-function module receives described indication reset signal, carries out after the corresponding reset operation, and described method further comprises the steps:
The control module control device jumps to original state after resetting from error status.
7. hardware self-resetting device, it is characterized in that, described device comprises control module and at least one sub-function module, whether described control module detects described sub-function module and makes mistakes, and when described sub-function module is made mistakes, control described device and jump to error status, send the indication reset signal to described sub-function module simultaneously; Described sub-function module responds the indication reset signal that described control module sends, and carries out corresponding reset operation.
8. hardware self-resetting device as claimed in claim 7 is characterized in that, described sub-function module comprises the dma module that adopts the work of direct memory access mode.
9. hardware self-resetting device as claimed in claim 8, it is characterized in that, described dma module is when receiving the indication reset signal of described control module transmission, if carry out the operation of direct memory access, then postpone to carry out reset operation, finish until described direct memory access operation, and finish signal to described control module transmission reset operation.
10. mobile multimedia processor that comprises the described hardware self-resetting device of the arbitrary claim of claim 7 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810216938A CN101727360A (en) | 2008-10-24 | 2008-10-24 | Hardware self-resetting method, device and mobile multimedia processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810216938A CN101727360A (en) | 2008-10-24 | 2008-10-24 | Hardware self-resetting method, device and mobile multimedia processor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101727360A true CN101727360A (en) | 2010-06-09 |
Family
ID=42448285
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200810216938A Pending CN101727360A (en) | 2008-10-24 | 2008-10-24 | Hardware self-resetting method, device and mobile multimedia processor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101727360A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105579971A (en) * | 2013-09-26 | 2016-05-11 | 国际商业机器公司 | Fast path userspace RDMA resource error detection |
| CN110248181A (en) * | 2019-05-27 | 2019-09-17 | 北京旷视科技有限公司 | External equipment self-resetting method, device, system and computer-readable medium |
-
2008
- 2008-10-24 CN CN200810216938A patent/CN101727360A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105579971A (en) * | 2013-09-26 | 2016-05-11 | 国际商业机器公司 | Fast path userspace RDMA resource error detection |
| CN105579971B (en) * | 2013-09-26 | 2019-03-15 | 国际商业机器公司 | The detection of express passway user's space RDMA resource error |
| CN110248181A (en) * | 2019-05-27 | 2019-09-17 | 北京旷视科技有限公司 | External equipment self-resetting method, device, system and computer-readable medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8850236B2 (en) | Power gating of cores by an SoC | |
| US8572299B2 (en) | Hardware accelerator module and method for setting up same | |
| US20200401542A1 (en) | Method and apparatus for implementing data transmission, electronic device, and computer-readable storage medium | |
| US8433936B2 (en) | USB power conservation method and apparatus | |
| US20090217070A1 (en) | Dynamic Bus Parking | |
| US20100325375A1 (en) | Data-access control device and data-access control method | |
| KR20130048786A (en) | Coordinating device and application break events for platform power saving | |
| CN1975702A (en) | Apparatus and methods for controlling output of clock signal and systems including the same | |
| CN103077147A (en) | Linked list-based full-function 1553B bus IP (Internet Protocol) core | |
| EP2788882A1 (en) | Auto-ordering of strongly ordered, device, and exclusive transactions across multiple memory regions | |
| US20090006696A1 (en) | Computer system, processor device, and method for controlling computer system | |
| EP2846217B1 (en) | Controlling reduced power states using platform latency tolerance | |
| CN104345861A (en) | Data processing method and device as well as electronic equipment | |
| CN116089343A (en) | AXI-based data storage method, device, storage medium and equipment | |
| CN103106164A (en) | Highly efficient direct memory access (DMA) controller | |
| US8527684B2 (en) | Closed loop dynamic interconnect bus allocation method and architecture for a multi layer SoC | |
| US8244947B2 (en) | Methods and apparatus for resource sharing in a programmable interrupt controller | |
| CN114328350B (en) | AXI bus-based communication method, device and medium | |
| KR20180091364A (en) | System-on-chip comprising a cpu operating as a debug host and method of operation thereof | |
| CN101727360A (en) | Hardware self-resetting method, device and mobile multimedia processor | |
| WO2012081085A1 (en) | Interrupt source management device and interrupt processing system | |
| CN114371876A (en) | Configuration circuit of register and integrated circuit chip | |
| US20050144346A1 (en) | Message based transport mechanism for level sensitive interrupts | |
| CN101013935A (en) | Data transmission method and receiving apparatus and system | |
| CN111782563B (en) | DVP controller system for RISC-V microcontroller |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20100609 |