CN101521490A - Power amplifying circuit and method for providing bias signal to input end - Google Patents
Power amplifying circuit and method for providing bias signal to input end Download PDFInfo
- Publication number
- CN101521490A CN101521490A CN200810081296A CN200810081296A CN101521490A CN 101521490 A CN101521490 A CN 101521490A CN 200810081296 A CN200810081296 A CN 200810081296A CN 200810081296 A CN200810081296 A CN 200810081296A CN 101521490 A CN101521490 A CN 101521490A
- Authority
- CN
- China
- Prior art keywords
- power
- power amplification
- signal
- unit
- bias voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 19
- 230000003321 amplification Effects 0.000 claims abstract description 114
- 238000003199 nucleic acid amplification method Methods 0.000 claims abstract description 114
- 238000001514 detection method Methods 0.000 claims abstract description 24
- 238000010586 diagram Methods 0.000 description 8
- 239000003990 capacitor Substances 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 4
- 230000000087 stabilizing effect Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Landscapes
- Amplifiers (AREA)
Abstract
A power amplifying circuit with adjustable gain comprises a power amplifying unit for receiving an input signal and performing power amplification to generate an output signal; a power detection unit for detecting the power of the input signal to generate a detection signal; and a bias control unit for providing a bias signal according to the detection signal and outputting the bias signal.
Description
Technical field
The present invention relates to provide a kind of power amplification circuit, relate in particular to a kind of power amplification circuit and method thereof that bias voltage signal to input end is provided.
Background technology
In wireless communication field now, power amplification unit mainly is that output signal is amplified to a rational amplitude, and therefore, in wireless communication system, the energy of power amplification unit institute consumption systems is very big.For the energy consumption of the system of saving, desirable power amplification unit should be exported the signal that is fit to power along with the change of required environment.Known technology is by the power supply supply that changes power amplification unit power amplification unit to be operated in the different output power ranges, therefore when the needs high power is exported, make power amplification unit increase power output by promoting supply voltage, on the contrary, when the needs low-power is exported, make power amplification unit reduce power output by reducing supply voltage, thus the power-efficient of power controlling amplifying unit (power efficiency).
Yet, adopt said method can face following three problems: first, because supply voltage is the DC power supply of supply power amplification unit, therefore changing the supply voltage size must realize by switching voltage stabilizing circuit (switching regulator), so will cause the increase of outward element and has improved cost of manufacture; The second, because of being subject to power output and element operation voltage, the supply voltage of power amplification unit can allow that the change amount is little, and the efficient of switching voltage stabilizing circuit is reduced, and the related efficient of whole power amplification unit that causes reduces; The 3rd, the frequency of the switching voltage stabilizing circuit of known technology is low, can cause whole loop bandwidth (loop bandwidth) to descend when using jointly with power amplification unit.Therefore, known technology is used the switching voltage stabilizing circuit and is realized that the adjustable gain power amplification unit only is useful in the lower system of channel width (channelbandwidth), for example gsm system and PHS system.
Summary of the invention
Therefore, main purpose of the present invention is to provide a kind of power amplification circuit and its method that bias voltage signal to input end is provided, it can dynamically adjust the operating bias point of power amplification unit, thereby gain or operating current (supply current) when changing power amplification unit different operating power improve power output and power-efficient.
According to the embodiment of the invention, it provides a kind of power amplification circuit of gain adjustable.This power amplification circuit includes: a power amplification unit is used for receiving an input signal and carries out power amplification to produce an output signal; One power detecting unit is used for detecting the power of this input signal to produce a detection signal; And a bias control unit, be used for providing a bias voltage signal, and export this bias voltage signal according to this detection signal.
According to the embodiment of the invention, it provides a kind of method of gain of adjustment one power amplifier.This power amplifier can receive an input signal and this input signal is carried out power amplification to produce an output signal.This method includes: the power that detects this input signal is to produce a detection signal; Produce a bias voltage signal according to this detection signal, and export this bias voltage signal to this input; And the gain of adjusting this power amplifier according to this bias voltage signal.
Description of drawings
Fig. 1 is the circuit diagram of power amplification circuit of the gain adjustable of first embodiment of the invention.
Fig. 2 is the performance diagram of the actual gain of power amplification unit shown in Figure 1 to the power of output signal.
Fig. 3 is the performance diagram of the direct current of power amplification unit shown in Figure 1 to the power of output signal.
Fig. 4 is the schematic diagram of power amplification circuit of the gain adjustable of second embodiment of the invention.
Fig. 5 is the flow chart of method of gain of adjustment one power amplification unit of first embodiment of the invention.
Fig. 6 is the flow chart of method of gain of adjustment one power amplification unit of second embodiment of the invention.
Number in the figure is described as follows:
100,400 power amplification circuits
102 power amplification units
104 power detecting unit
106,402 bias control units
202,204,302,304 characteristic curves
404 power level adjustment devices
Embodiment
Please refer to Fig. 1, Fig. 1 is the circuit diagram of the power amplification circuit of gain adjustable in the first embodiment of the present invention.Power amplification circuit 100 includes a power amplification unit 102; One power detecting unit 104 is coupled in an input signal f
InAnd a bias control unit 106, be coupled in an input N2 of power detecting unit 104 and power amplification unit 102.Power amplification circuit 100 more includes between the input N1 and power amplification unit 102 that a capacitor C c is coupled in power amplification circuit 100, in order to intercept input signal f
InDC voltage component.The input signal f that power amplification unit 102 can be received its input N2
InCarry out power amplification to produce an output signal f at its output N3 (also being the output of power amplification circuit 100)
Out, power detecting unit 104 then is used for detecting input signal f
InPower producing a detection signal, and bias control unit 106 is used for providing a bias voltage signal according to this detection signal, and exports the input N2 of this bias voltage signal to power amplification unit 102.
In the embodiment shown in fig. 1, power amplification unit 102 is a known power amplification unit, wherein the input N2 of power amplification unit 102 is coupled to the gate terminal of power amplification unit 102 inner N transistor npn npns, and power amplification unit 102 has a fixing supply voltage V
Dd(fixedly Dc bias) and an earth terminal GND, therefore, the Dc bias on the input N2 will determine the actual gain of power amplification unit 102.Power detecting unit 104 has a capacitor C
InBe coupled to input N1, the other end then is coupled to the gate terminal of a N transistor npn npn M1, and wherein the output of power detecting unit 104 is the drain electrode end of N transistor npn npn M1.In order accurately to detect an input signal f
InPower, so power amplification circuit 100 is biased in pinch-off voltage (Pinch-offVoltage) with the gate terminal of N transistor npn npn M1.Bias control unit 106 includes a N transistor npn npn M4 and the inductance L that a current mirror of being made up of two P transistor npn npn M2, M3, a diode connect (diode-connected)
InNote that in another embodiment, can add a match circuit unit in addition in the power amplification circuit, make the output N3 of power amplification unit 102 and the state that this match circuit unit is in impedance matching, this also is a scope of the present invention.
As input signal f
InWhen importing by input N1, input signal f
InDC component can be by capacitor C
InRemove, only remaining AC signal can enter the gate terminal of N transistor npn npn M1, therefore can export amplification input signal f at the drain electrode end of N transistor npn npn M1
InThe half-wave type current signal of alternating current component.At this moment, the current mirror of being made up of P transistor npn npn M2, M3 can be coupled to this half-wave type current signal N transistor npn npn M4, and then, N transistor npn npn M4 can be according to this half-wave type current signal via inductance L
InThe input N2 that provides a direct current to be biased into power amplification unit 102.Can learn by above-mentioned operating process, as input signal f
InEnergy when big more, promptly amplitude is big more, then Dc bias is high more and make the direct current I of power amplification unit 102
dBig more; Vice versa.Note that inductance L in the present embodiment
InOnly be an impedor example, the present invention is as limit, in other words, and inductance L in the present embodiment
InCan also replace with other element, for example, a resistive element.
Please refer to Fig. 2, Fig. 2 is that the actual gain of power amplification unit 102 shown in Figure 1 is to output signal f
OutThe performance diagram of power, wherein characteristic curve 202 is the operating characteristic of known power amplification unit, characteristic curve 204 then is the operating characteristic of power amplification unit 102 of the present invention.Shown in the characteristic curve 202 of Fig. 2, along with operand power increases, actual gain can slowly reduce, and when actual gain was reduced to the 1dB point, known power amplification unit had power output P
1dB'.Therefore, the explanation of continuity Fig. 1, in the present embodiment, at input signal f
InDuring for low-power, the actual gain of power amplification unit 102 reduces the power output P that 1dB is ordered
1dBBe higher than power output P
1dB', therefore when power amplification unit 102 reduces its actual gain, just can reach equivalently and improve P
1dBThe effect of power output (shown in characteristic curve 204).
Please refer to Fig. 3, Fig. 3 is the direct current I of power amplification unit 102 shown in Figure 1
dTo output signal f
OutThe performance diagram of power.As shown in Figure 3, no matter characteristic curve 302 is output signal f
OutHow strong power is, direct current I
dSituation when all the same, as can be seen when small-power direct current just as waste.Curve 304 is the situation that the power output power changes along with direct current, and direct current reduces when low-power as can be seen, so just can improve the power-efficient (powerefficiency) of power amplification unit 102.Therefore the power amplification circuit 100 of gain adjustable of the present invention can be according to input signal f
InIntensity size and the actual gain of dynamically adjusting power amplification unit 102 to reach the highest P
1dBPower output and best power-efficient.
Please refer to Fig. 4, Fig. 4 is the schematic diagram of power amplification circuit 400 of the gain adjustable of second embodiment of the invention.Power amplification circuit 400 includes a power amplification unit 102 and (has fixedly Dc bias V
Dd); One power detecting unit 104 is coupled in an output signal f
OutAnd a bias control unit 402, be coupled in an input N2 of power detecting unit 104 and power amplification unit 102.Compared to bias control unit shown in Figure 1 106, the bias control unit 402 in the present embodiment includes a power level modulation unit 404 in addition.Power amplification circuit 400 more includes a capacitor C c and is coupled between its input N1 and the power amplification unit 102, in order to intercept input signal f
InDC voltage component, an and capacitor C
OutAn output N3 (also being the output of power amplification circuit 400) who is coupled in power amplification unit 102 is to intercept an output signal f
OutDC voltage component.The input signal f that power amplification unit 102 can be received its input N2
InCarry out power amplification to produce output signal f
Out, power detecting unit 104 then is used for detecting output signal f
OutPower producing a detection signal, and bias control unit 402 is used for providing a bias voltage signal according to this detection signal, and exports the input N2 of this bias voltage signal to power amplification unit 102.As shown in Figure 4, power level modulation unit 404 includes a first input end and is coupled in power detector 104 and one second input and is coupled to one and adjusts level V-, and the detection signal that power detector 104 is exported is adjusted back input one buffer cell via adjusting level V-, the adjusted detection signal exported of this buffer cell received power level adjustment unit wherein, and this buffer cell is coupled to the current mirror of bias control unit 402.Note that in another embodiment, can add a match circuit unit in addition in the power amplification circuit, make the output N3 of power amplification unit 102 and the state that this match circuit unit is in impedance matching, this also is a scope of the present invention.
As input signal f
InWhen importing by input N1, input signal f
InDC component can be removed by capacitor C c, the gate terminal of the only remaining AC signal N transistor npn npn in can ingoing power amplifying unit 102, then, power amplification unit power 102 is amplification input signal f just
InAnd export an output signal f in output N3
OutOutput signal f
OutVia capacitor C
OutWith the direct voltage obstruct and with output signal f
OutAlternating current component be coupled to the gate terminal of N transistor npn npn M1 ', then, the drain electrode end of N transistor npn npn M1 ' can amplify output signal f
OutAlternating current component and produce the half-wave type current signal, can't couple directly to the current mirror of bias control unit 402 because the power of this half-wave type current signal is higher, this moment, power level adjustment device 404 meetings down be adjusted above-mentioned adjustment level V-with the detection signal power of power detector 104 outputs.At this moment, the current mirror of being made up of two P transistor npn npn M2 ', M3 ' can be coupled to the N transistor npn npn M4 ' that a diode connects with this half-wave type current signal that downgrades behind the power, and last, N transistor npn npn M4 ' can be according to this half-wave type current signal via inductance L
In' the input N2 of a direct current bias voltage to power amplification unit 102 be provided.Can learn by above-mentioned operating process, as input signal f
InEnergy when big more, promptly amplitude is big more, then Dc bias is high more and make the direct current I of power amplification unit 102
dBig more; Vice versa.The actual gain of power amplification circuit 400 is to output signal f
OutThe characteristic and the direct current I of power
dTo output signal f
OutThe characteristic of power the Fig. 2 with first embodiment is identical with characteristic shown in Figure 3 respectively.Note that inductance L in the present embodiment
In' only be an impedor example, the present invention is as limit, in other words, inductance L in the present embodiment
In' can also replace with other element, for example, a resistive element.
In another embodiment of the present invention, power detecting unit 104 can be an envelope detector (Envelope Detector), also can reach identical effect, and is scope of the present invention.
Please refer to Fig. 5, Fig. 5 is the flow chart of method of gain of adjustment one power amplification unit of first embodiment of the invention.This power amplification unit can carry out power amplification to the input signal that its input received to produce an output signal, and this method includes the following step:
Step 502: beginning;
Step 504: the power that detects this input signal is to produce a detection signal;
Step 506: provide a bias voltage signal according to this detection signal;
Step 508: this bias voltage signal this input to this power amplification unit is coupled; And
Step 510: this power amplification unit is adjusted its actual gain so that this input signal is carried out power amplification according to this bias voltage signal.
Please refer to Fig. 6, Fig. 6 is the flow chart of method of gain of adjustment one power amplification unit of second embodiment of the invention.This power amplification unit can carry out power amplification to the input signal that its input received to produce an output signal, and this method includes the following step:
Step 602: beginning;
Step 604: the power that detects this output signal is to produce a detection signal;
Step 606: provide a bias voltage signal according to this detection signal;
Step 608: this bias voltage signal this input to this power amplification unit is coupled; And
Step 610: this power amplification unit is adjusted its actual gain so that this input signal is carried out power amplification according to this bias voltage signal.
Note that and in the middle of specification and claims, used some vocabulary to censure specific element.Those skilled in the art should understand, and hardware manufacturer may be called same element with different nouns.This specification and claims book is not used as distinguishing the mode of element with the difference of title, but the criterion that is used as distinguishing with the difference of element on function.Be an open term mentioned " comprising " in the middle of specification and the claim in the whole text, so should be construed to " comprise but be not limited to ".In addition, " coupling " speech comprises any indirect means that are electrically connected that directly reach at this.Therefore, be coupled in one second device, then represent this first device can directly be electrically connected in this second device, or be electrically connected to this second device indirectly by other devices or connection means if describe one first device in the literary composition.
The above only is preferred embodiment of the present invention, and all equal variation and modifications of making according to claim of the present invention all should belong to covering scope of the present invention.
Claims (11)
1. the power amplification circuit of a gain adjustable, it includes:
One power amplification unit is used for receiving an input signal and carries out power amplification to produce an output signal;
One power detecting unit is used for detecting the power of this input signal to produce a detection signal; And
One bias control unit is used for providing a bias voltage signal according to this detection signal, and exports this bias voltage signal.
2. power amplification circuit as claimed in claim 1, wherein this bias control unit includes two P transistor npn npns, and wherein this two P transistor npn npn is formed a current mirror.
3. power amplification circuit as claimed in claim 2, wherein this bias control unit includes a N transistor npn npn, an inductance in addition, reaches at least one in the resistance.
4. power amplification circuit as claimed in claim 1, wherein this bias control unit includes a power level modulation unit in addition, is used for adjusting this detection signal.
5. power amplification circuit as claimed in claim 4, wherein this power level modulation unit includes a buffer cell in addition.
6. power amplification circuit as claimed in claim 1, wherein this bias control unit is exported this bias voltage signal to this power amplification unit.
7. power amplification circuit as claimed in claim 1, wherein this power detecting unit is an envelope detector.
8. power amplification circuit as claimed in claim 1 comprises a match circuit unit in addition, makes this power amplification unit and this match circuit units match.
9. method of adjusting the gain of a power amplifier, this power amplifier can receive an input signal and this input signal is carried out power amplification to produce an output signal, and this method includes:
The power that detects this input signal is to produce a detection signal;
Produce a bias voltage signal according to this detection signal, and export this bias voltage signal; And
Adjust the gain of this power amplifier according to this bias voltage signal.
10. method as claimed in claim 9, wherein this bias voltage signal inputs to this power amplifier to adjust the gain of this power amplifier.
11. method as claimed in claim 10, other includes according to a voltage level and adjusts this detection signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2008100812969A CN101521490B (en) | 2008-02-26 | 2008-02-26 | Power amplifying circuit and method for providing bias signal to input terminal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2008100812969A CN101521490B (en) | 2008-02-26 | 2008-02-26 | Power amplifying circuit and method for providing bias signal to input terminal |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101521490A true CN101521490A (en) | 2009-09-02 |
CN101521490B CN101521490B (en) | 2012-05-23 |
Family
ID=41081899
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2008100812969A Active CN101521490B (en) | 2008-02-26 | 2008-02-26 | Power amplifying circuit and method for providing bias signal to input terminal |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101521490B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103780210A (en) * | 2012-10-18 | 2014-05-07 | 联发科技(新加坡)私人有限公司 | Power amplifier and related power amplifying method |
CN103973241B (en) * | 2014-04-03 | 2016-08-24 | 络达科技股份有限公司 | Power amplifier circuit with dynamically adjustable gain |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6097252A (en) * | 1997-06-02 | 2000-08-01 | Motorola, Inc. | Method and apparatus for high efficiency power amplification |
WO2002003544A1 (en) * | 2000-06-30 | 2002-01-10 | Mitsubishi Denki Kabushiki Kaisha | High-frequency amplifier |
KR20060036550A (en) * | 2004-10-26 | 2006-05-02 | 삼성전자주식회사 | Bias control device and method of power amplifier |
-
2008
- 2008-02-26 CN CN2008100812969A patent/CN101521490B/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103780210A (en) * | 2012-10-18 | 2014-05-07 | 联发科技(新加坡)私人有限公司 | Power amplifier and related power amplifying method |
CN103973241B (en) * | 2014-04-03 | 2016-08-24 | 络达科技股份有限公司 | Power amplifier circuit with dynamically adjustable gain |
Also Published As
Publication number | Publication date |
---|---|
CN101521490B (en) | 2012-05-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4014072B2 (en) | Power amplifier module | |
US7622992B2 (en) | Power amplifier circuit having a bias signal inputted into input terminal and method thereof | |
CN110855254B (en) | Radio frequency power amplifier, chip and communication terminal | |
WO2018001380A1 (en) | Multi-gain mode power amplifier, chip, and communication terminal | |
CN104917475B (en) | A kind of adjustable gain power amplifier, gain adjusting method therefore and mobile terminal | |
CN103795356A (en) | Envelope tracking radio frequency power amplifier | |
WO2016078618A1 (en) | Power control method, device and communication terminal for radio frequency power amplifier | |
TW201429156A (en) | Electronic system, radio frequency power amplifier and method for dynamic adjusting bias point | |
US20160134245A1 (en) | Bias circuit and power amplifier having the same | |
CN204465461U (en) | A Power Control Circuit for Improving Switching Spectrum of Power Amplifier | |
TW201840089A (en) | Power supply and method for operating a power supply | |
US9024689B2 (en) | Electronic system—radio frequency power amplifier and method for self-adjusting bias point | |
CN100553117C (en) | Integrated power amplifier circuit and method thereof | |
CN100553119C (en) | Integrated power amplifier circuit and amplification method thereof | |
CN203457110U (en) | High-efficiency variable-gain class-E radio frequency power amplifier | |
CN109889165B (en) | Amplifier with adjustable output common-mode voltage | |
CN101521490A (en) | Power amplifying circuit and method for providing bias signal to input end | |
Torfifard et al. | A Power‐Efficient CMOS Adaptive Biasing Operational Transconductance Amplifier | |
CN103973241B (en) | Power amplifier circuit with dynamically adjustable gain | |
CN105207633B (en) | Power amplifier | |
CN104734647B (en) | A kind of amplifier system and communication equipment | |
US9385675B2 (en) | Power amplifier circuit capable of adjusting gain dynamically | |
CN201623691U (en) | Voltage driving device and power amplification system of power amplifier | |
CN111885462B (en) | Audio power amplifier circuit, power amplifier mode control method thereof and electronic equipment | |
CN204465462U (en) | A power control device for mobile terminal power amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |