CN101499797B - Method and apparatus for controlling phase changing - Google Patents
Method and apparatus for controlling phase changing Download PDFInfo
- Publication number
- CN101499797B CN101499797B CN2009100042978A CN200910004297A CN101499797B CN 101499797 B CN101499797 B CN 101499797B CN 2009100042978 A CN2009100042978 A CN 2009100042978A CN 200910004297 A CN200910004297 A CN 200910004297A CN 101499797 B CN101499797 B CN 101499797B
- Authority
- CN
- China
- Prior art keywords
- reference clock
- crystal oscillator
- oscillator frequency
- controlling value
- frequency controlling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 239000013078 crystal Substances 0.000 claims abstract description 101
- 238000012545 processing Methods 0.000 claims description 7
- 230000002159 abnormal effect Effects 0.000 abstract description 37
- 230000008859 change Effects 0.000 abstract description 25
- 230000005856 abnormality Effects 0.000 abstract description 10
- 238000004891 communication Methods 0.000 abstract description 4
- 238000004364 calculation method Methods 0.000 description 18
- 238000010586 diagram Methods 0.000 description 11
- 238000005070 sampling Methods 0.000 description 9
- 238000009792 diffusion process Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000011084 recovery Methods 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
本发明公开了控制相位变化的方法和装置,属于通信领域。所述方法包括:在参考时钟正常情况时,记录设备的晶振频率控制值;获知参考时钟异常,根据记录的晶振频率控制值,计算晶振频率控制值的平均值;设置该平均值作为参考时钟异常时控制设备系统时钟的晶振频率控制值。在参考时钟恢复正常时,根据参考时钟的频率,调整设备系统时钟的频率,计算设备系统时钟与参考时钟之间的相位偏差,分阶段设置频率偏差进行相位调整,直到相位偏差满足相位偏差要求。保证了参考时钟丢失后,设备系统时钟与参考时钟之间频率偏差最小,有效延缓相位漂移;在参考时钟恢复正常后,通过调整频率偏差,快速、平滑地调整相位偏差到规定范围,无相位跳变,保证基站业务不中断。
The invention discloses a method and a device for controlling phase change, belonging to the communication field. The method includes: when the reference clock is normal, recording the crystal oscillator frequency control value of the device; knowing that the reference clock is abnormal, calculating the average value of the crystal oscillator frequency control value according to the recorded crystal oscillator frequency control value; setting the average value as the reference clock abnormality Time control device system clock crystal oscillator frequency control value. When the reference clock returns to normal, adjust the frequency of the device system clock according to the frequency of the reference clock, calculate the phase deviation between the device system clock and the reference clock, and set the frequency deviation in stages to adjust the phase until the phase deviation meets the phase deviation requirements. It ensures that after the reference clock is lost, the frequency deviation between the device system clock and the reference clock is the smallest, effectively delaying the phase drift; after the reference clock returns to normal, the phase deviation can be quickly and smoothly adjusted to the specified range by adjusting the frequency deviation, without phase jump changes, ensuring uninterrupted base station services.
Description
技术领域 technical field
本发明涉及通信领域,特别涉及控制相位变化的方法和装置。The invention relates to the communication field, in particular to a method and device for controlling phase change.
背景技术 Background technique
在无线通信领域,设备之间的时钟同步性对业务性能影响重大,各通信系统对时钟性能都有明确要求。例如:CDMA(Code Division Multiple Access,码分多址)系统中要求各基站设备时钟相位与GPS(Global Positioning System,全球定位系统)所提供的参考时钟1pps(pulses per second,脉冲数/秒)相位要小于3us(微秒),WIMAX(Worldwide Interoperability for MicrowaveAccess,即全球微波互联接入)TDD(Time Division Duplexing,时分双工)系统要求小于1us。目前,最主要同步解决方式都是采用GPS等卫星授时接收机来为各基站设备提供参考时钟,在GPS正常情况下,各基站的系统时钟通过软锁相跟踪卫星授时接收机输出的参考时钟,实现所需要时钟性能要求,但是由于天气情况、卫星授时接收机故障等原因,导致卫星授时接收机不可用时,如何尽量延长基站设备时钟性能,保证业务正常运行,是必须考虑和解决的问题。In the field of wireless communication, the clock synchronization between devices has a great impact on service performance, and each communication system has clear requirements for clock performance. For example: in the CDMA (Code Division Multiple Access, Code Division Multiple Access) system, the clock phase of each base station equipment is required to be in phase with the reference clock 1pps (pulses per second, pulse number/second) provided by the GPS (Global Positioning System, Global Positioning System) To be less than 3us (microseconds), WIMAX (Worldwide Interoperability for Microwave Access, that is, global microwave interconnection access) TDD (Time Division Duplexing, Time Division Duplex) system requirements are less than 1us. At present, the main synchronization solution is to use satellite timing receivers such as GPS to provide reference clocks for each base station equipment. Under normal GPS conditions, the system clocks of each base station track the reference clock output by the satellite timing receiver through soft phase lock. To achieve the required clock performance requirements, but due to weather conditions, satellite timing receiver failures and other reasons, the satellite timing receiver is unavailable, how to extend the clock performance of the base station equipment as much as possible to ensure the normal operation of the business is a problem that must be considered and solved.
针对参考时钟出现丢失等异常情况,现有技术的解决方案是在参考时钟丢失后就直接使用参考时钟丢失的当前压控晶振的频率控制值(DA值)来控制基站系统时钟,而在参考时钟恢复正常后,则直接以参考时钟相位为基准,将基站系统时钟相位强制与参考时钟相位对齐,上述方法在一定程度上能够满足业务的运行需求。For abnormal situations such as the loss of the reference clock, the solution in the prior art is to directly use the frequency control value (DA value) of the current voltage-controlled crystal oscillator whose reference clock is lost to control the base station system clock after the reference clock is lost. After returning to normal, the base station system clock phase is forced to align with the reference clock phase directly based on the reference clock phase. The above method can meet the operation requirements of the service to a certain extent.
发明人在实现本发明的过程中,发现上述现有技术至少存在以下缺点和不足:In the process of realizing the present invention, the inventor finds that the above-mentioned prior art has at least the following disadvantages and deficiencies:
在参考时钟丢失后就直接使用当前的DA值控制基站系统时钟,不能保证频率残差最小,由于频率残差和相位之间是积分关系,随着时间的累积,会导致出现相位快速扩散的现象,短时间内基站系统时钟就不能满足业务的正常运行需要;而当参考时钟恢复正常后,强制相位对齐的方式,会造成基站自身的系统时钟相位跳变,对基站业务影响较大,特别是当基站的系统时钟与参考时钟间的相位偏差较大,导致跳变的幅度就会较大,甚至会影响基站业务的正常运行,造成业务中断。After the reference clock is lost, the current DA value is directly used to control the base station system clock, which cannot guarantee the minimum frequency residual. Since the frequency residual and phase are integral, as time accumulates, it will lead to rapid phase diffusion. , the system clock of the base station cannot meet the normal operation needs of the business in a short period of time; and when the reference clock returns to normal, the way of forced phase alignment will cause the phase jump of the system clock of the base station itself, which has a great impact on the business of the base station, especially When the phase deviation between the system clock of the base station and the reference clock is large, the range of jumps will be large, and even the normal operation of the base station service will be affected, resulting in service interruption.
发明内容 Contents of the invention
在参考时钟丢失以及在参考时钟恢复的情况下,为了尽量保证基站业务的正常运行,本发明实施例提供了一种控制相位变化的方法和装置。所述技术方案如下:In the case of reference clock loss and reference clock recovery, in order to ensure normal operation of base station services as much as possible, embodiments of the present invention provide a method and device for controlling phase change. Described technical scheme is as follows:
一方面,本发明实施例提供了一种控制相位变化的方法,所述方法包括:On the one hand, an embodiment of the present invention provides a method for controlling phase change, the method comprising:
在参考时钟正常情况时,根据采样频率,记录设备的锁相环为锁定状态下的晶振频率控制值;When the reference clock is normal, according to the sampling frequency, the phase-locked loop of the recording device is the crystal frequency control value in the locked state;
获得参考时钟异常时刻;Obtain the abnormal time of the reference clock;
根据所述参考时钟异常时刻,获取所述参考时钟异常时刻之前的预设时间段内记录的晶振频率控制值;According to the abnormal time of the reference clock, obtain the crystal oscillator frequency control value recorded in the preset time period before the abnormal time of the reference clock;
根据获取的晶振频率控制值,计算获取的晶振频率控制值的平均值;According to the acquired crystal oscillator frequency control value, calculate the average value of the acquired crystal oscillator frequency control value;
对获取的晶振频率控制值进行组划分,计算每个分组的晶振频率控制值的均值;Divide the obtained crystal oscillator frequency control values into groups, and calculate the mean value of the crystal oscillator frequency control values of each group;
计算每个分组的均值与计算得到的获取的晶振频率控制值的平均值之间的差值;calculating the difference between the mean value of each group and the calculated mean value of the acquired crystal oscillator frequency control value;
针对当前分组,如果计算得到的差值未超过预设差值,则保留所述当前分组,根据保留的各分组内的晶振频率控制值,计算保留的晶振频率控制值的平均值;For the current group, if the calculated difference does not exceed the preset difference, then retain the current group, and calculate the average value of the reserved crystal frequency control values according to the reserved crystal frequency control values in each group;
设置计算得到的保留的晶振频率控制值的平均值作为参考时钟异常时控制设备系统时钟的晶振频率控制值。The average value of the calculated and reserved crystal oscillator frequency control values is set as the crystal oscillator frequency control value of the system clock of the control device when the reference clock is abnormal.
再一方面,本发明实施例还提供了一种控制相位变化的方法,参考时钟处于异常状态后,所述方法包括:In another aspect, the embodiment of the present invention also provides a method for controlling phase change. After the reference clock is in an abnormal state, the method includes:
所述参考时钟恢复正常时,根据所述参考时钟的频率,调整设备系统时钟的频率,直到所述设备系统时钟和所述参考时钟的频率偏差满足频率偏差要求;When the reference clock returns to normal, adjust the frequency of the device system clock according to the frequency of the reference clock until the frequency deviation between the device system clock and the reference clock meets the frequency deviation requirement;
当所述频率偏差满足频率偏差要求后,计算所述设备系统时钟与参考时钟之间的相位偏差;After the frequency deviation meets the frequency deviation requirement, calculate the phase deviation between the device system clock and the reference clock;
根据相位偏差,分阶段设置频率偏差进行相位调整,直到相位偏差满足相位偏差要求。According to the phase deviation, set the frequency deviation in stages to adjust the phase until the phase deviation meets the phase deviation requirement.
另一方面,本发明实施例还提供了一种控制相位变化的装置,所述装置包括:On the other hand, an embodiment of the present invention also provides a device for controlling phase change, and the device includes:
记录模块,包括设置单元和记录单元,用于在参考时钟正常情况时,根据所述设置单元设置的采样频率,由所述记录单元记录设备的锁相环为锁定状态下的晶振频率控制值;A recording module, comprising a setting unit and a recording unit, configured to record the phase-locked loop of the device as the crystal oscillator frequency control value in a locked state according to the sampling frequency set by the setting unit when the reference clock is normal;
计算模块,包括获得单元、获取单元、计算单元、分组计算单元和处理单元;所述获得单元用于获得参考时钟异常时刻;所述获取单元用于根据所述参考时钟异常时刻,获取所述参考时钟异常时刻之前的预设时间段内记录的晶振频率控制值;所述计算单元用于根据获取的晶振频率控制值,计算获取的晶振频率控制值的平均值;所述分组计算单元用于对获取的晶振频率控制值进行组划分,计算每个分组的晶振频率控制值的均值;所述处理单元用于计算每个分组的均值与计算得到的获取的晶振频率控制值的平均值之间的差值,针对当前分组,如果计算得到的差值未超过预设差值,则保留所述当前分组,根据保留的各分组内的晶振频率控制值,计算保留的晶振频率控制值的平均值;The calculation module includes an acquisition unit, an acquisition unit, a calculation unit, a group calculation unit, and a processing unit; the acquisition unit is used to obtain the abnormal time of the reference clock; the acquisition unit is used to obtain the reference clock according to the abnormal time of the reference clock. The crystal oscillator frequency control value recorded in the preset time period before the clock abnormal moment; the calculation unit is used to calculate the average value of the crystal oscillator frequency control value obtained according to the acquired crystal oscillator frequency control value; the grouping calculation unit is used for The obtained crystal frequency control value is divided into groups, and the mean value of the crystal frequency control value of each group is calculated; the processing unit is used to calculate the difference between the mean value of each group and the calculated mean value of the obtained crystal frequency control value. Difference, for the current group, if the calculated difference does not exceed the preset difference, then retain the current group, and calculate the average value of the reserved crystal frequency control values according to the reserved crystal frequency control values in each group;
设置模块,用于设置计算得到的保留的晶振频率控制值的平均值作为参考时钟异常时控制设备系统时钟的晶振频率控制值。The setting module is used to set the average value of the calculated and reserved crystal oscillator frequency control values as the crystal oscillator frequency control value of the system clock of the control device when the reference clock is abnormal.
再一方面,本发明实施例还提供了一种控制相位变化的装置,所述装置包括:In another aspect, an embodiment of the present invention also provides a device for controlling phase change, the device comprising:
第一调整模块,用于参考时钟恢复正常时,根据参考时钟的频率,调整设备系统时钟的频率,直到所述设备系统时钟和所述参考时钟的频率偏差满足频率偏差要求;The first adjustment module is configured to adjust the frequency of the device system clock according to the frequency of the reference clock when the reference clock returns to normal until the frequency deviation between the device system clock and the reference clock meets the frequency deviation requirement;
计算模块,用于当所述频率偏差满足频率偏差要求后,计算所述设备系统时钟与参考时钟之间的相位偏差;A calculation module, configured to calculate the phase deviation between the system clock of the device and the reference clock when the frequency deviation meets the frequency deviation requirement;
第二调整模块,用于根据相位偏差,分阶段设置频率偏差进行相位调整,直到相位偏差满足相位偏差要求。The second adjustment module is configured to set the frequency deviation in stages to adjust the phase according to the phase deviation until the phase deviation meets the phase deviation requirement.
本发明实施例提供的技术方案的有益效果是:The beneficial effects of the technical solution provided by the embodiments of the present invention are:
在参考时钟出现丢失的情况下,使用之前参考时钟正常情况下记录的频率控制值,计算得到基站系统时钟频率控制值,保证参考时钟丢失后,基站系统时钟与参考时钟之间频率偏差最小,可以有效的延缓相位扩散;在参考时钟恢复正常后,根据实际相位偏差情况,通过调整基站系统时钟与参考时钟之间的频率偏差,快速、平滑地调整相位偏差到规定范围,避免相位跳变,保证基站业务的正常运行,确保基站业务不中断。When the reference clock is lost, the frequency control value of the base station system clock is calculated by using the frequency control value recorded in the normal case of the reference clock before, to ensure that after the reference clock is lost, the frequency deviation between the base station system clock and the reference clock is the smallest, which can Effectively delay the phase spread; after the reference clock returns to normal, according to the actual phase deviation, by adjusting the frequency deviation between the base station system clock and the reference clock, quickly and smoothly adjust the phase deviation to the specified range, avoid phase jump, and ensure The normal operation of the base station business ensures that the base station business is not interrupted.
附图说明 Description of drawings
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention or the prior art, the following will briefly introduce the drawings that need to be used in the description of the embodiments or the prior art. Obviously, the accompanying drawings in the following description are only These are some embodiments of the present invention. Those skilled in the art can also obtain other drawings based on these drawings without creative work.
图1是本发明实施例提供的控制相位变化的方法流程图;Fig. 1 is a flowchart of a method for controlling phase change provided by an embodiment of the present invention;
图2是本发明实施例提供的控制相位变化的方法另一流程图;Fig. 2 is another flowchart of a method for controlling phase change provided by an embodiment of the present invention;
图3是本发明实施例1提供的控制相位变化的方法流程图;FIG. 3 is a flowchart of a method for controlling phase change provided by Embodiment 1 of the present invention;
图4是本发明实施例1提供的DA值的记录示意图;Fig. 4 is a schematic diagram of the recording of the DA value provided by Example 1 of the present invention;
图5是本发明实施例2提供的控制相位变化的方法流程图;FIG. 5 is a flowchart of a method for controlling phase change provided by Embodiment 2 of the present invention;
图6是本发明实施例3提供的控制相位变化的装置示意图;FIG. 6 is a schematic diagram of a device for controlling phase change provided by Embodiment 3 of the present invention;
图7是本发明实施例3提供的控制相位变化的装置详细示意图;FIG. 7 is a detailed schematic diagram of a device for controlling phase change provided by Embodiment 3 of the present invention;
图8是本发明实施例3提供的控制相位变化的装置另一详细示意图;FIG. 8 is another detailed schematic diagram of the device for controlling phase change provided by Embodiment 3 of the present invention;
图9是本发明实施例4提供的控制相位变化的装置示意图;9 is a schematic diagram of a device for controlling phase change provided by Embodiment 4 of the present invention;
图10是本发明实施例4提供的控制相位变化的装置详细示意图。FIG. 10 is a detailed schematic diagram of a device for controlling phase change provided by Embodiment 4 of the present invention.
具体实施方式 Detailed ways
为使本发明的目的、技术方案和优点更加清楚,下面将结合附图对本发明实施方式作进一步地详细描述。In order to make the object, technical solution and advantages of the present invention clearer, the implementation manner of the present invention will be further described in detail below in conjunction with the accompanying drawings.
在参考时钟丢失以及参考时钟恢复的情况下,为了尽量保证基站业务的正常运行,本发明实施例提供了一种控制相位变化的方法,参见图1,一方面,在参考时钟丢失时,为了延缓相位扩散,该方法内容如下:In the case of reference clock loss and reference clock recovery, in order to ensure the normal operation of base station services as much as possible, the embodiment of the present invention provides a method for controlling phase change, see Figure 1. On the one hand, when the reference clock is lost, in order to delay Phase diffusion, the content of the method is as follows:
101:在参考时钟正常情况时,记录设备的晶振频率控制值;101: When the reference clock is normal, record the crystal oscillator frequency control value of the device;
102:获知参考时钟异常,根据记录的晶振频率控制值,计算晶振频率控制值的平均值;102: Knowing that the reference clock is abnormal, calculate the average value of the crystal oscillator frequency control value according to the recorded crystal oscillator frequency control value;
103:设置计算得到的平均值作为参考时钟异常时控制设备系统时钟的晶振频率控制值。103: Set the calculated average value as the crystal oscillator frequency control value of the system clock of the control device when the reference clock is abnormal.
本发明实施例提供的该方法保证参考时钟丢失后,基站系统时钟与参考时钟之间频率偏差最小,可以有效的延缓相位扩散,保证基站业务的正常运行。The method provided by the embodiment of the present invention ensures that after the reference clock is lost, the frequency deviation between the system clock of the base station and the reference clock is the smallest, which can effectively delay the phase diffusion and ensure the normal operation of the base station service.
另一方面,参考时钟处于异常状态后,如果参考时钟恢复,为了抑制相位跳变,尽量保证基站业务的正常运行,参见图2,本发明实施例还提供了控制相位变化的方法,该方法内容如下:On the other hand, after the reference clock is in an abnormal state, if the reference clock is recovered, in order to suppress the phase jump and try to ensure the normal operation of the base station business, see Figure 2, the embodiment of the present invention also provides a method for controlling the phase change, the content of the method as follows:
201:参考时钟恢复正常时,根据参考时钟的频率,调整设备系统时钟的频率,直到设备系统时钟和参考时钟的频率偏差满足频率偏差要求;201: When the reference clock returns to normal, adjust the frequency of the device system clock according to the frequency of the reference clock until the frequency deviation between the device system clock and the reference clock meets the frequency deviation requirement;
202:当频率偏差满足频率偏差要求后,计算设备系统时钟与参考时钟之间的相位偏差;202: After the frequency deviation meets the frequency deviation requirement, calculate the phase deviation between the device system clock and the reference clock;
203:根据相位偏差,分阶段设置频率偏差进行相位调整,直到相位偏差满足相位偏差要求。203: According to the phase deviation, set the frequency deviation in stages to adjust the phase until the phase deviation meets the phase deviation requirement.
本发明实施例提供的该方法通过调整基站系统时钟与参考时钟之间的频率偏差,快速、平滑地调整相位偏差到规定范围,避免相位跳变,保证基站业务的正常运行,确保基站业务不中断。The method provided by the embodiment of the present invention adjusts the frequency deviation between the system clock of the base station and the reference clock, quickly and smoothly adjusts the phase deviation to a specified range, avoids phase jumps, ensures the normal operation of the base station business, and ensures that the base station business is not interrupted .
为了对上述本发明实施例提供的方法进行详细说明,请参见如下实施例,其中,实施例1主要针对参考时钟丢失的情况进行说明,实施例2主要针对参考时钟恢复的情况进行说明,详见如下:In order to describe the methods provided by the above-mentioned embodiments of the present invention in detail, please refer to the following embodiments, wherein, Embodiment 1 mainly describes the situation where the reference clock is lost, and Embodiment 2 mainly describes the situation where the reference clock is recovered. For details, see as follows:
实施例1Example 1
设备以基站为例进行说明,在基站运行期间,参考时钟出现丢失的情况下,为了提高基站本地系统时钟的保持性能,尽量延长基站业务正常运行时间,本发明实施例提供了一种控制相位变化的方法,参见图3,该方法内容如下:The equipment is described by taking the base station as an example. When the reference clock is lost during the operation of the base station, in order to improve the maintenance performance of the local system clock of the base station and prolong the normal operation time of the base station business as much as possible, the embodiment of the present invention provides a control phase change method, see Figure 3, the method is as follows:
301:在参考时钟正常情况时,根据采样频率,记录基站的锁相环为锁定状态下的压控晶振的频率控制值(简称晶振频率控制值DA)。301: When the reference clock is normal, according to the sampling frequency, record the frequency control value of the voltage-controlled crystal oscillator (referred to as the crystal oscillator frequency control value DA) when the phase-locked loop of the base station is locked.
其中,该步骤301的记录过程可以为在基站的运行过程中根据采样频率实时进行跟踪采样记录,并且上述采样频率可以根据实际需要进行设置,例如设置为每1m(分钟)采样,即每隔1m记录一次锁相环的DA值,本实施例对采样频率的具体取值不做任何限制。Wherein, the recording process in
其中,该步骤301在参考时钟正常情况时,还可以连续记录基站的锁相环为锁定状态下的压控晶振的频率控制值,即获取到的基站的锁相环为锁定状态下的压控晶振的频率控制值为连续数据,本实施例对此不做任何限制。Wherein, in this
302:获知参考时钟异常,则根据上述记录的DA值数据,获取用于在参考时钟异常时控制基站系统时钟的晶振频率控制值DA。302: Knowing that the reference clock is abnormal, according to the DA value data recorded above, obtain a crystal oscillator frequency control value DA for controlling the system clock of the base station when the reference clock is abnormal.
其中,该步骤302具体实现内容可以如下:Wherein, the specific implementation content of
首先、在参考时钟出现丢失等异常后,获取参考时钟出现异常前的最后一段时间内记录的各DA值(例如最后几个小时内记录各DA值),根据获取的各DA值,计算出平均DA值,将计算得到的平均DA值作为在参考时钟异常时控制基站系统时钟的晶振频率控制值DA。First, after the reference clock is lost and other abnormalities, obtain the DA values recorded in the last period of time before the reference clock abnormality (for example, record each DA value in the last few hours), and calculate the average value based on the obtained DA values DA value, the calculated average DA value is used as the crystal oscillator frequency control value DA for controlling the system clock of the base station when the reference clock is abnormal.
参见图4,为本发明实施例提供的参考时钟异常后DA值的计算示意图,如图4所示,假设参考时钟出现丢失的异常时刻为2008年5月1号12:00,则可以获取该时刻的前X小时(该X的具体取值根据需要进行设置)内所记录的DA值,如图4所示,假设本实施例设置X取值为6,则相应地,选择从2008年5月1号6:00至2008年5月1号12:00,并获取所选择的时间段内所记录的DA值,根据所获取的各DA值,计算出平均DA值,将该平均DA值作为参考时钟异常时控制基站系统时钟的晶振频率控制值DA。参见表1,假设采样周期为1小时,则所选择的时间段(6小时)内所记录的DA值如表1所示。Referring to FIG. 4 , it is a schematic diagram of calculating the DA value after the reference clock is abnormal provided by the embodiment of the present invention. As shown in FIG. The DA value recorded in the previous X hours of the time (the specific value of X is set according to needs), as shown in Figure 4, assuming that the present embodiment sets the value of X to 6, then correspondingly, select from May 2008 From 6:00 on the 1st of the month to 12:00 on the 1st of May 2008, and obtain the DA value recorded in the selected time period, calculate the average DA value according to the obtained DA values, and use the average DA value When the reference clock is abnormal, control the crystal oscillator frequency control value DA of the system clock of the base station. Referring to Table 1, assuming that the sampling period is 1 hour, the DA values recorded in the selected time period (6 hours) are shown in Table 1.
表1Table 1
如表1所示,获取到的DA值分别为20.4、20.5、20.6、20.5、20.6、20.6,则计算上述各DA值的平均值,例如,可以直接对各DA值取平均得到平均值20.517,约取到20.5,将该20.5作为参考时钟丢失后的控制基站系统时钟的晶振频率控制值DA。另外,也可以对获取的各DA值进行均方处理得到平均值,本实施例不限制计算平均值的方式和方法。As shown in Table 1, the obtained DA values are 20.4, 20.5, 20.6, 20.5, 20.6, and 20.6 respectively, then calculate the average value of the above DA values. For example, you can directly average each DA value to obtain an average value of 20.517. Take approximately 20.5, and use 20.5 as the crystal oscillator frequency control value DA for controlling the system clock of the base station after the reference clock is lost. In addition, mean square processing may also be performed on each acquired DA value to obtain an average value, and the manner and method for calculating the average value are not limited in this embodiment.
进一步地,本实施例充分考虑到参考时钟出现异常前的一段时间,基站的同步的效果可能已经受到参考时钟异常的影响,为了提高计算精度,因此在选择时间段时,去除参考时钟异常前一段时间内记录的DA值,仍以图4为例进行说明,仍假设参考时钟出现丢失的异常时刻为2008年5月1号12:00,充分考虑到在参考时钟出现丢失的异常时刻前(例如从2008年5月1号10:00开始),就已经受到参考时钟异常的影响,则在选取时间段时,将从10:00-12:00去除,即所选择的时间段为2008年5月1号6:00(可称为查找起始时刻)至2008年5月1号10:00(可成为查找终止时刻),然后根据该时间段内的记录的DA值,计算出参考时钟丢失后的控制基站系统时钟的晶振频率控制值DA,另外可选地,该上述查找时刻还可以取为2008年5月1号4:00,具体的选择根据实际情况进行,本发明实施例对此不做限制。另详见如下:假设异常前n小时,异常前m小时,其中,n>m,其中,最终计算出的参考时钟丢失后的控制基站系统时钟的系统时钟频率控制值DA步骤如下:Furthermore, this embodiment fully considers that the synchronization effect of the base station may have been affected by the abnormality of the reference clock for a period of time before the abnormality of the reference clock. In order to improve the calculation accuracy, when selecting the time period, the period before the abnormality of the reference clock is removed The DA value recorded during the time is still illustrated by taking Figure 4 as an example. It is still assumed that the abnormal time when the reference clock is lost is 12:00 on May 1, 2008, fully considering that before the abnormal time when the reference clock is lost (for example Since 10:00 on May 1, 2008), it has already been affected by the abnormality of the reference clock. When selecting the time period, it will be removed from 10:00-12:00, that is, the selected time period is May 2008 From 6:00 on the 1st of the month (can be called the search start time) to 10:00 on May 1, 2008 (can be the search end time), and then calculate the reference clock loss according to the recorded DA value in this time period After controlling the crystal oscillator frequency control value DA of the system clock of the base station, in addition, optionally, the above-mentioned search time can also be taken as 4:00 on May 1, 2008, and the specific selection is performed according to the actual situation. No restrictions. See also the following for details: Assume n hours before the abnormality, and m hours before the abnormality, where n>m, where the finally calculated system clock frequency control value DA for controlling the system clock of the base station after the reference clock is lost is as follows:
1、获取参考时钟异常前n时间内记录的历史DA值、最后记录的m时间内的历史DA值,获取DA差值,即获取n与m时间之间的DA值;1. Obtain the historical DA value recorded within n time before the reference clock abnormality, the last recorded historical DA value within m time, and obtain the DA difference, that is, obtain the DA value between n and m time;
2、对n与m时间之间的DA值取平均值DAavg,将平均值DAavg直接作为参考时钟异常后的晶振频率控制值DA,从而保证基站系统时钟频率的精确性。2. Take the average value DAavg of the DA value between n and m times, and use the average value DAavg directly as the crystal oscillator frequency control value DA after the abnormal reference clock, so as to ensure the accuracy of the base station system clock frequency.
进一步地,为了提高计算的准确度,也可以在此基础上,将n与m时间之间记录的DA值先按顺序分成几组,分别计算每组DA值的平均值DAi;其次,用每组的平均值DAi与前面计算的平均值DAavg进行比较,如果DAi与DAavg之间的偏差超出规定值(该规定值根据实际需要进行设置),就去掉此组对应的DA数据,再根据剩余的DA值计算出平均值,将该计算得到的平均值作为最终的参考时钟丢失的晶振频率控制值DA。本实施例对获取该平均值的具体计算方式方法不做任何限制。Further, in order to improve the accuracy of calculation, on this basis, the DA values recorded between n and m times can be divided into several groups in sequence, and the average value DAi of each group of DA values is calculated respectively; secondly, use each The average value DAi of the group is compared with the average value DAavg calculated earlier. If the deviation between DAi and DAavg exceeds the specified value (the specified value is set according to actual needs), the corresponding DA data of this group is removed, and then according to the remaining An average value is calculated from the DA value, and the calculated average value is used as the final reference clock lost crystal oscillator frequency control value DA. This embodiment does not impose any limitation on the specific calculation method for obtaining the average value.
本发明实施例提供的方法,通过记录基站的锁相环为锁定状态下的压控晶振的频率控制值DA,当参考时钟异常时,通过记录的DA值计算得到系统时钟频率控制值DA,将该计算得到数值作为参考时钟丢失后的晶振频率控制值,使得基站设备本地的系统时钟频率精确,与参考时钟之间的频率偏差尽可能的小,从而有效延缓相位偏差的扩散,确保了业务运行的正常。In the method provided by the embodiment of the present invention, by recording the frequency control value DA of the voltage-controlled crystal oscillator when the phase-locked loop of the base station is in a locked state, when the reference clock is abnormal, the system clock frequency control value DA is obtained by calculating the recorded DA value, and the The calculated value is used as the crystal oscillator frequency control value after the reference clock is lost, so that the local system clock frequency of the base station equipment is accurate, and the frequency deviation between the reference clock and the reference clock is as small as possible, thereby effectively delaying the spread of the phase deviation and ensuring business operation. normal.
上述实施例1提供的方案,在参考时钟出现丢失的等异常情况下,根据参考时钟正常情况下记录的频率控制值,计算得到参考时钟丢失后的晶振频率控制值,从而保证参考时钟丢失后,基站系统时钟与参考时钟之间频率偏差最小,可以有效的延缓相位漂移,确保了业务运行的正常,下面实施例2将针对参考时钟恢复正常时,如何实现相位的平滑过度,有效避免相位跳变,从而确保了业务运行的正常,进行详细说明,参见如下:In the solution provided by the above-mentioned embodiment 1, in the case of abnormal conditions such as the loss of the reference clock, the frequency control value of the crystal oscillator after the reference clock is lost is calculated according to the frequency control value recorded by the reference clock under normal conditions, so as to ensure that after the reference clock is lost, The frequency deviation between the system clock of the base station and the reference clock is the smallest, which can effectively delay the phase drift and ensure the normal operation of the service. The following embodiment 2 will focus on how to realize the smooth transition of the phase and effectively avoid the phase jump when the reference clock returns to normal. , so as to ensure the normal operation of the business, for detailed description, see the following:
实施例2Example 2
仍以基站为例,在该基站的参考时钟处于异常状态后,如果参考时钟恢复正常,为了有效避免相位跳变,从而确保了基站的业务运行的正常,本发明实施例提供了一种控制相位变化的方法,参见图5,该方法内容如下:Still taking the base station as an example, after the reference clock of the base station is in an abnormal state, if the reference clock returns to normal, in order to effectively avoid phase jumps and ensure normal service operation of the base station, an embodiment of the present invention provides a control phase For the method of change, see Figure 5, the content of the method is as follows:
步骤501:参考时钟恢复正常时,根据参考时钟的频率,调整基站系统时钟的频率,从而消除基站系统时钟和参考时钟的频率偏差。Step 501: When the reference clock returns to normal, adjust the frequency of the system clock of the base station according to the frequency of the reference clock, so as to eliminate the frequency deviation between the system clock of the base station and the reference clock.
其中,该步骤501具体实现包括:参考时钟恢复正常时,计算基站系统时钟和参考时钟的频率偏差;根据计算得到的频率偏差,通过调整基站的晶振频率控制值,从而消除基站系统时钟和参考时钟的频率偏差。其中,由于频率偏差和压控晶振的频率控制值DA存在映射对应关系,因此,可以通过调整基站的压控晶振的频率控制值DA来消除基站系统时钟和参考时钟的频率偏差。例如,参考时钟恢复正常时,基站的压控晶振的频率控制值DA为55,基站系统时钟的频率为30Hz(赫兹)、参考时钟的频率为20Hz,即基站系统时钟和参考时钟的频率偏差为10Hz,则相应地在目前基站的压控晶振的频率控制值DA为55的基础上,向前调节1,将基站的压控晶振的频率控制值DA调整为54,即实现使基站系统时钟的频率达到20HZ,从而消除基站系统时钟和参考时钟的频率偏差。Wherein, the specific implementation of
步骤502:当消除基站系统时钟和参考时钟的频率偏差后,计算基站系统时钟与参考时钟之间的相位偏差。Step 502: After eliminating the frequency deviation between the system clock of the base station and the reference clock, calculate the phase deviation between the system clock of the base station and the reference clock.
步骤503:判断相位偏差是否在相位偏差允许范围内,如果是,则执行步骤504;否则,执行步骤505。Step 503: Determine whether the phase deviation is within the allowable range of the phase deviation, if yes, perform step 504; otherwise, perform
其中,该步骤503所述的相位偏差允许范围可以根据需要进行设置,例如针对CDMA系统,如果只考虑基站自身的业务运行,则该相位偏差允许范围可以设置为5us,就可以确保基站自身内的业务运行正常,但是在实际应用中,通常会充分考虑到基站之间的业务运行,因此优选地,在CDMA系统下,参考CDMA系统需要,该相位偏差允许范围可以设置为3us(即基站系统时钟的相位超前参考时钟的相位3us之内,或,基站系统时钟的相位滞后参考时钟的相位3us之内),其中,该相位偏差允许范围的具体取值根据系统测试进行确定,本发明实施例对此不做任何限制。Wherein, the allowable range of the phase deviation described in
步骤504:根据相位偏差的大小,确定相应的频率偏差进行快速相位调整。Step 504: According to the magnitude of the phase deviation, determine the corresponding frequency deviation to perform fast phase adjustment.
其中,执行到该步骤504意味着相位偏差在允许范围内,为了抑制相位跳变,则根据相位偏差的大小,确定相应的频率偏差进行快速相位调整,具体内容如下:根据相位偏差,分阶段设置频率偏差,进行相位调整,直到消除相位偏差。Wherein, executing to step 504 means that the phase deviation is within the allowable range. In order to suppress the phase jump, the corresponding frequency deviation is determined according to the size of the phase deviation to perform fast phase adjustment. The specific content is as follows: according to the phase deviation, set in stages Frequency deviation, adjust the phase until the phase deviation is eliminated.
由于实际应用中,基站本地的系统时钟与参考时钟之间或多少总会存在一定的相位偏差,属于物理不可以避免的情况,即存在可接受偏差范围值(例如±1us),因此,上述直到消除相位偏差满足业务正常需求,相应地为:调整到相位偏差落入可接受偏差范围内。In practical applications, there will always be a certain phase deviation between the local system clock of the base station and the reference clock, which is an unavoidable situation in physics, that is, there is an acceptable deviation range value (for example, ±1us), therefore, the above-mentioned until eliminated The phase deviation satisfies normal business requirements, correspondingly: adjust the phase deviation to fall within the acceptable deviation range.
例如,假设基站系统时钟的相位超前参考时钟的相位,且相位偏差为30us,可以设置频率偏差为1hz进行相位调整,即在原有DA的基础上,计算出频率偏差为1hz对应的DA值,控制基站系统时钟晶振频率输出;当一个调整周期后,检测到相位偏差为5微秒,可设置频率偏差为0.5hz进行相位调整;……;以此类推,根据相位偏差,分阶段设置频率偏差进行相位调整,直到相位偏差小于规定值(例如1微秒),即相位快速调整结束。当相位快速调整结束,恢复步骤501所述的DA值,锁相环进入正常调整状态,基站系统时钟同步于参考时钟,通常,如果基站系统时钟的相位超前参考时钟的相位,会将基站系统时钟频率向低调整,以逐渐消除相位偏差;反之,如果基站系统时钟的相位滞后参考时钟的相位,会将基站系统时钟频率向高调整,以逐渐消除相位偏差。For example, assuming that the phase of the base station system clock is ahead of the phase of the reference clock, and the phase deviation is 30us, you can set the frequency deviation to 1hz for phase adjustment, that is, calculate the DA value corresponding to the frequency deviation of 1hz on the basis of the original DA, and control The frequency output of the base station system clock crystal oscillator; when a phase deviation of 5 microseconds is detected after an adjustment cycle, the frequency deviation can be set to 0.5 Hz for phase adjustment; ...; and so on, according to the phase deviation, the frequency deviation is set in stages to carry out The phase is adjusted until the phase deviation is less than a specified value (for example, 1 microsecond), that is, the phase rapid adjustment ends. When the fast phase adjustment is completed, the DA value described in
步骤505:进行基站系统时钟与参考时钟之间的强制相位对齐。Step 505: Perform mandatory phase alignment between the system clock of the base station and the reference clock.
其中,执行到该步骤505意味着相位偏差已经超过允许范围内,为了确保业务正常运行,因此,需要执行基站系统时钟与参考时钟之间的强制相位对齐,即以参考时钟的相位为基准,将基站系统时钟的相位一次性调整到和参考时钟的相位一致,该步骤属于现有技术,不再赘述。Wherein, the execution to step 505 means that the phase deviation has exceeded the allowable range. In order to ensure the normal operation of the service, it is necessary to perform mandatory phase alignment between the base station system clock and the reference clock, that is, based on the phase of the reference clock, the The phase of the system clock of the base station is adjusted to be consistent with the phase of the reference clock at one time. This step belongs to the prior art and will not be repeated here.
本发明实施例提供的方法,在参考时钟恢复正常后,根据实际相位偏差情况,通过调整基站系统时钟与参考时钟之间的频率偏差,快速、平滑地调整相位偏差直到相位偏差落入规定范围,实现无相位跳变,保证基站业务不中断。In the method provided by the embodiment of the present invention, after the reference clock returns to normal, according to the actual phase deviation, by adjusting the frequency deviation between the base station system clock and the reference clock, the phase deviation is adjusted quickly and smoothly until the phase deviation falls into the specified range, Realize no phase jump and ensure uninterrupted base station services.
实施例3Example 3
参见图6,本发明实施例提供了一种控制相位变化的装置,装置包括:Referring to Figure 6, an embodiment of the present invention provides a device for controlling phase change, which includes:
记录模块601,用于在参考时钟正常情况时,记录设备的晶振频率控制值;A
计算模块602,用于获知参考时钟异常,根据记录的晶振频率控制值,计算晶振频率控制值的平均值;
设置模块603,用于设置计算得到的平均值作为参考时钟异常时控制设备系统时钟的晶振频率控制值。The
详见图7,为本发明实施例提供的控制相位变化的装置的详细示意图,如图7所示,其中,记录模块601,包括:See Figure 7 for details, which is a detailed schematic diagram of a device for controlling phase change provided by an embodiment of the present invention, as shown in Figure 7, wherein the
设置单元6011,用于设置采样频率;A
记录单元6012,用于根据设置单元6011设置采样频率,记录设备的锁相环为锁定状态下的晶振频率控制值。The
其中,计算模块602,包括:Wherein, the
获得单元6021,用于获得参考时钟异常时刻;Obtaining
获取单元6022,用于根据参考时钟异常时刻,获取参考时钟异常时刻之前的预设时间段内记录的晶振频率控制值;The
计算单元6023,用于根据获取单元6022获取的频率控制值,计算记录的晶振频率控制值的平均值。The
1)其中,获取单元6022,包括:1) Among them, the
第一查找子单元60221,用于根据参考时钟异常时刻,自参考时钟异常时刻开始向前查找,获取查找起始时刻;查找起始时刻和参考时钟异常时刻的时间差值为预设时间段;The
第一获取子单元60222,用于获取预设时间段内记录的晶振频率控制值。The first obtaining subunit 60222 is used to obtain the crystal oscillator frequency control value recorded within the preset time period.
2)其中,获取单元602,包括:2) Wherein, the obtaining
第二查找子单元60223,用于根据参考时钟异常时刻,自参考时钟异常时刻开始向前查找,获取查找起始时刻、查找终止时刻;查找起始时刻和查找终止时刻的时间差值为预设时间段;The
第二获取子单元60224,用于获取预设时间段内记录的晶振频率控制值。The second obtaining
其中,另参见图8,为本发明实施例提供的控制相位变化的装置的另一详细示意图,如图8所示,其中,计算模块602,包括:Wherein, see also FIG. 8, which is another detailed schematic diagram of the device for controlling phase change provided by the embodiment of the present invention, as shown in FIG. 8, wherein, the
计算单元6024,用于根据记录的晶振频率控制值,计算记录的晶振频率控制值的平均值;The
分组计算单元6025,用于对记录的晶振频率控制值进行组划分,计算每个分组的晶振频率控制值的均值;The
处理单元6026,用于计算每个分组的均值与上述计算单元计算的平均值的差值;针对当前分组,如果计算得到的差值未超过预设差值,则保留当前分组,根据保留的各分组内的晶振频率控制值,计算保留的晶振频率控制值的平均值。The
本发明实施例提供的装置,通过记录基站的锁相环为锁定状态下的压控晶振的频率控制值DA,当参考时钟异常时,通过记录的DA值计算得到系统时钟频率控制值DA,将该计算得到数值作为参考时钟丢失后的晶振频率控制值,使得基站设备本地的系统时钟频率精确,与参考时钟之间的频率偏差尽可能的小,从而有效延缓相位偏差的扩散,确保了业务运行的正常。In the device provided by the embodiment of the present invention, by recording the frequency control value DA of the voltage-controlled crystal oscillator when the phase-locked loop of the base station is locked, when the reference clock is abnormal, the system clock frequency control value DA is obtained by calculating the recorded DA value, and the The calculated value is used as the crystal oscillator frequency control value after the reference clock is lost, so that the local system clock frequency of the base station equipment is accurate, and the frequency deviation between the reference clock and the reference clock is as small as possible, thereby effectively delaying the spread of the phase deviation and ensuring business operation. normal.
实施例4Example 4
参见图9,本发明实施例提供了一种控制相位变化的装置,装置包括:Referring to Fig. 9, an embodiment of the present invention provides a device for controlling phase change, which includes:
第一调整模块701,用于参考时钟恢复正常时,根据参考时钟的频率,调整设备系统时钟的频率,直到设备系统时钟和参考时钟的频率偏差满足频率偏差要求;The
计算模块702,用于当频率偏差满足频率偏差要求后,计算设备系统时钟与参考时钟之间的相位偏差;A
第二调整模块703,用于根据相位偏差,分阶段设置频率偏差进行相位调整,直到相位偏差满足相位偏差要求。The
进一步地,详见图10,为本发明实施例提供的控制相位变化的装置的详细示意图,如图10所示,该装置还包括:Further, see FIG. 10 for details, which is a detailed schematic diagram of a device for controlling phase change provided by an embodiment of the present invention. As shown in FIG. 10 , the device also includes:
判断模块704,用于判断相位偏差大小是否在预设相位偏差允许范围内;A judging
相应地,第二调整模块703,用于当判断模块704判断的结果为是时,则根据相位偏差,分阶段设置频率偏差进行相位调整,直到相位偏差满足相位偏差要求。Correspondingly, the
其中,第二调整模块703,包括:Wherein, the
设置单元7031,用于根据当前相位偏差的大小,设置本次调整的频率偏差大小;The
计算单元7032,用于根据设置单元7031设置的频率偏差大小,计算设备的晶振频率控制值;A
处理单元7033,用于根据计算单元7032计算得到的晶振频率控制值,控制设备的晶振频率输出;当控制设备的晶振频率输出后,判断调整后的相位偏差的大小是否满足相位偏差要求,如果否,则继续根据调整后的相位偏差的大小,执行相位调整,直到相位偏差满足相位偏差要求。The
本发明实施例提供的装置,在基站的参考时钟处于异常状态后,如果参考时钟恢复正常,则根据实际相位偏差情况,通过调整基站系统时钟与参考时钟之间的频率偏差,快速、平滑地调整相位偏差直到相位偏差满足规定范围,实现无相位跳变,保证基站业务不中断。In the device provided by the embodiment of the present invention, after the reference clock of the base station is in an abnormal state, if the reference clock returns to normal, the frequency deviation between the system clock of the base station and the reference clock can be adjusted quickly and smoothly according to the actual phase deviation. Phase deviation until the phase deviation meets the specified range, no phase jump is realized, and the base station business is not interrupted.
本发明实施例中的“接收”一词可以理解为主动从其他模块获取也可以是接收其他模块发送来的信息。The word "receive" in the embodiments of the present invention can be understood as actively obtaining information from other modules or receiving information sent by other modules.
本领域技术人员可以理解附图只是一个优选实施例的示意图,附图中的模块或流程并不一定是实施本发明所必须的。Those skilled in the art can understand that the drawing is only a schematic diagram of a preferred embodiment, and the modules or processes in the drawing are not necessarily necessary for implementing the present invention.
本领域技术人员可以理解实施例中的装置中的模块可以按照实施例描述分布于实施例的装置中,也可以进行相应变化位于不同于本实施例的一个或多个装置中。上述实施例的模块可以合并为一个模块,也可以进一步拆分成多个子模块。Those skilled in the art can understand that the modules in the device in the embodiment can be distributed in the device in the embodiment according to the description in the embodiment, and can also be changed and located in one or more devices different from the embodiment. The modules in the above embodiments can be combined into one module, and can also be further split into multiple sub-modules.
上述本发明实施例序号仅仅为了描述,不代表实施例的优劣。The serial numbers of the above embodiments of the present invention are for description only, and do not represent the advantages and disadvantages of the embodiments.
本发明实施例中的部分步骤,可以利用软件实现,相应的软件程序可以存储在可读取的存储介质中,如光盘或硬盘等。Part of the steps in the embodiments of the present invention can be realized by software, and the corresponding software program can be stored in a readable storage medium, such as an optical disk or a hard disk.
以上所述仅为本发明的较佳实施例,并不用以限制本发明,凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present invention shall be included in the protection of the present invention. within range.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009100042978A CN101499797B (en) | 2009-02-24 | 2009-02-24 | Method and apparatus for controlling phase changing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009100042978A CN101499797B (en) | 2009-02-24 | 2009-02-24 | Method and apparatus for controlling phase changing |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101499797A CN101499797A (en) | 2009-08-05 |
CN101499797B true CN101499797B (en) | 2012-06-27 |
Family
ID=40946700
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009100042978A Expired - Fee Related CN101499797B (en) | 2009-02-24 | 2009-02-24 | Method and apparatus for controlling phase changing |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101499797B (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102281062B (en) * | 2010-06-12 | 2014-03-12 | 大唐移动通信设备有限公司 | Method and equipment for outputting clock signals |
CN102299708B (en) * | 2010-06-23 | 2013-07-24 | 凌阳科技股份有限公司 | Method and device for calibrating sampling phase |
CN103292918B (en) * | 2012-03-02 | 2015-07-29 | 中国计量科学研究院 | Phase place measure of the change system |
CN105811930B (en) * | 2014-12-31 | 2018-05-25 | 北京兆易创新科技股份有限公司 | Improve the smooth method of adjustment of 1Hz clock accuracies and 1Hz clock systems |
CN105811933B (en) * | 2014-12-31 | 2018-06-29 | 北京兆易创新科技股份有限公司 | A kind of calibration method and system for improving 1Hz clock accuracies |
CN108958092B (en) * | 2017-05-23 | 2022-11-04 | 佛山市顺德海尔电器有限公司 | Singlechip clock anomaly detection method and device, computer readable storage medium and equipment |
CN107544619B (en) * | 2017-06-27 | 2020-05-12 | 新华三云计算技术有限公司 | Time synchronization method and device |
CN108400861B (en) * | 2018-02-11 | 2021-08-24 | 京信网络系统股份有限公司 | Crystal oscillator initial frequency adjusting method and device and clock synchronization system |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1574637A (en) * | 1995-09-19 | 2005-02-02 | 富士通株式会社 | Digital frequency control circuit, phase control circuit, pll circuit |
CN1611029A (en) * | 2001-10-31 | 2005-04-27 | 英特尔公司 | Method and apparatus for timing recovery based on the difference between the expected and the measured value of the received signal in a point between the strobe points |
CN101176259A (en) * | 2005-05-12 | 2008-05-07 | 三菱电机株式会社 | PLL circuit and design method thereof |
-
2009
- 2009-02-24 CN CN2009100042978A patent/CN101499797B/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1574637A (en) * | 1995-09-19 | 2005-02-02 | 富士通株式会社 | Digital frequency control circuit, phase control circuit, pll circuit |
CN1611029A (en) * | 2001-10-31 | 2005-04-27 | 英特尔公司 | Method and apparatus for timing recovery based on the difference between the expected and the measured value of the received signal in a point between the strobe points |
CN101176259A (en) * | 2005-05-12 | 2008-05-07 | 三菱电机株式会社 | PLL circuit and design method thereof |
Non-Patent Citations (1)
Title |
---|
JP昭64-7377A 1989.01.11 |
Also Published As
Publication number | Publication date |
---|---|
CN101499797A (en) | 2009-08-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101499797B (en) | Method and apparatus for controlling phase changing | |
CN102291232B (en) | Clock synchronization method and device | |
US8918666B2 (en) | Apparatus for synchronizing a data handover between a first and second clock domain through FIFO buffering | |
CN110581742B (en) | Clock synchronization method, system and base station | |
US20160308633A1 (en) | Clock synchronization method in multi-clock domain, line card, and ethernet device | |
CN110445739B (en) | Method and device for compensating sampling frequency offset | |
CN105301951A (en) | Multi-source decision realization method of time synchronization system based on analytic hierarchy method | |
WO2017152540A1 (en) | Time source selection method and device | |
WO2021008532A1 (en) | Active antenna unit delay alignment method and apparatus and active antenna unit | |
US20130230041A1 (en) | Time synchronization method and time synchronization device for mobile communications system | |
CN103686982B (en) | A kind of method for synchronizing time and node device based on clock information | |
CN113630157A (en) | Clock synchronization method and system based on HPLC communication network delay correction | |
CN101610123B (en) | Clock unit and realization method thereof | |
JP5592001B2 (en) | Data transmission including multiplexing and demultiplexing of embedded clock signals | |
CN108134644B (en) | Synchronization method, device, synchronization device and system | |
CN102104474A (en) | Clock detecting method and device | |
KR20110076006A (en) | Clock recovery circuit | |
CN104614980B (en) | A kind of automatic recognition system terminal device clock Synchronous fluorimetry method | |
CN112748758A (en) | Clock source selection method and device, electronic equipment and storage medium | |
CN115278702B (en) | Base station longitude and latitude deviation rectifying method and system based on mobile user MR data, storage medium and terminal | |
US11860689B2 (en) | Time synchronization method, service board, and network device | |
CN113259044B (en) | A 5G extended pico base station redundant timing synchronization device and control method thereof | |
US9130694B2 (en) | Method, apparatus, and system for phase jump detection | |
CN107547188B (en) | Clock recovery method and device | |
CN100571120C (en) | A Frame Synchronization Method in Digital Communication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120627 |