CN101499470A - Power source layout of integrated circuit and its design method - Google Patents
Power source layout of integrated circuit and its design method Download PDFInfo
- Publication number
- CN101499470A CN101499470A CNA2008100053338A CN200810005333A CN101499470A CN 101499470 A CN101499470 A CN 101499470A CN A2008100053338 A CNA2008100053338 A CN A2008100053338A CN 200810005333 A CN200810005333 A CN 200810005333A CN 101499470 A CN101499470 A CN 101499470A
- Authority
- CN
- China
- Prior art keywords
- metal
- power supply
- power
- integrated circuit
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 29
- 239000002184 metal Substances 0.000 claims abstract description 195
- 239000004065 semiconductor Substances 0.000 claims description 19
- 238000010586 diagram Methods 0.000 description 4
- 238000002161 passivation Methods 0.000 description 4
- 239000013078 crystal Substances 0.000 description 3
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
技术领域 technical field
本发明涉及集成电路(Integrated circuit,IC)的电源布局的设计,并且特别地,本发明涉及用于集成电路内的电源供应网络(Power mesh)与电源供应环(Power ring)的布局设计。The present invention relates to the design of the power supply layout of an integrated circuit (Integrated circuit, IC), and in particular, the present invention relates to the layout design of a power supply network (Power mesh) and a power supply ring (Power ring) used in the integrated circuit.
背景技术 Background technique
请参阅图1A,图1A提供传统的集成电路裸晶(IC die)(或芯片)1的简化的截面视图。如图1A所示,该晶体电路裸晶1包含一层半导体层(Semiconductor layer)10、六层由底至顶起算的连续的金属层(Metal layer)(121~126)、分别形成于两相邻金属层之间的数层绝缘层(Insulating layer)14以及一层钝化层(Passivation layer)16。该半导体层10用来形成例如晶体管等电子元件(Electronic device)(未示出),并且也可能用来对这些电子元件之间电气连接做布线(Routing)。为了达成最小芯片面积以及最快电路速度,通常仅有较短的电气连接形成于该半导体层10上。该金属层(121~126)即是针对其余的电气连接而提供。金属层所采用的层数需视实际接线布线的复杂程度而定。例如,八层金属层甚至更多层金属层即被广泛采用在接线布线复杂程度高的集成电路设计上。Please refer to FIG. 1A , which provides a simplified cross-sectional view of a conventional integrated circuit die (IC die) (or chip) 1 . As shown in FIG. 1A, the crystal circuit bare die 1 includes a semiconductor layer (Semiconductor layer) 10, six consecutive metal layers (Metal layer) (Metal layer) (121-126) from bottom to top, respectively formed in two phases There are several layers of insulating layers (Insulating layer) 14 and a layer of passivation layer (Passivation layer) 16 between adjacent metal layers. The
关于在该金属层(121~126)上的接线布线,电源分布网络(Powerdistribution network)(未示出)可形成在第一层金属层121处,并且耦接至该电子元件,其中电源分布网络可由多个具有较细线宽的金属轨(Metal rail)所组成。Regarding the wiring wiring on the metal layers (121-126), a power distribution network (Powerdistribution network) (not shown) may be formed at the
请参阅图1B,图1B绘示形成在该集成电路裸晶1的较顶层金属层处的接线布线以及其所在的金属层。Please refer to FIG. 1B . FIG. 1B shows the wires formed on the top metal layer of the integrated circuit die 1 and the metal layer where they are located.
如图1B所示,电源供应网络18形成在第六层金属层126以及第五层金属层125处。该电源供应网络18由多个其线宽比金属轨还宽的金属干(MetalAs shown in FIG. 1B , the
trunk)(182、184)所组成。除此之外,形成在不同金属层(126、125)处的金属干(182、184)通过形成在绝缘层14处的介层窗(Via)142做相互连接。同样通过介层窗142,该电源供应网络18与该电源分布网络连接。该金属干(182、184)区分为作为连接电源(Power)的电源金属干182以及连接接地(Ground)的接地金属干184。在同一层金属层,电源金属干182与接地金属干184交错排列。形成在第六层126金属层处的金属干(182、184)与形成在第五层金属层125处的金属干(182、184)相互垂直。形成在第六层126处的电源金属干182仅连接至形成在第五层125处的电源金属干182,并且形成在第六层126处的接地金属干184仅连接至形成在第五层125处的接地金属干184。trunk) (182, 184). In addition, metal stems ( 182 , 184 ) formed at different metal layers ( 126 , 125 ) are interconnected through vias (Via) 142 formed at insulating
请再参阅图1B,电源供应环17(所绘示乃电源供应环17的一小段)可形成在第六层金属层126处。在实务上,该电源供应环17由两个其线宽比金属干(182、184)还宽的金属环(172、174)所组成。该两个金属环(172、174)区分为连接电源的电源金属环172以及连接接地的接地金属环174。形成在第六层金属层126处的金属环(172、174)将围绕同样形成在第六层金属层126处的金属干(182、184)以形成环状结构(未示出)。该电源供应环17用以接收电源,并且将该电源经由该电源供应网络18传导至该电源分布网络,该电源分布网络用以分配该电源给该电子元件。Referring to FIG. 1B again, the power supply ring 17 (shown is a small section of the power supply ring 17 ) can be formed at the
在设计集成电路时,如上述的电源规划需收集各式规格以配合工艺、成品率及资源占用,等的要求。然而,由于所需配合的细节甚多,因此必须由经验丰富的布局工程师(Layout engineer)来实现的,如此将造成庞大的人力负担。When designing an integrated circuit, various specifications need to be collected for the power planning mentioned above to meet the requirements of process, yield and resource occupation, etc. However, due to the many details that need to be coordinated, it must be realized by an experienced layout engineer, which will cause a huge manpower burden.
发明内容 Contents of the invention
因此,本发明的一范畴在于提供一种集成电路裸晶(或芯片)的电源布局及其设计方法,该集成电路裸晶并且整合一电源供应网络与电源供应环,并且特别地,该电源供应网络与该电源供应环之间的阻抗差异可以缩小,且该电源供应网络与该电源供应环的布线的壅塞可以有效舒缓。Therefore, one scope of the present invention is to provide a power supply layout of an integrated circuit die (or chip) and a design method thereof, which integrates a power supply network and a power supply ring, and in particular, the power supply The impedance difference between the network and the power supply ring can be reduced, and the congestion of the wiring between the power supply network and the power supply ring can be effectively alleviated.
根据本发明的一较佳具体实施例的集成电路裸晶,其包含一半导体层、多个形成于该半导体层上的电子元件、N层由底至顶起算的连续的金属层、电源分布网络、电源供应网络以及电源供应环。该金属层彼此绝缘,且形成于该半导体层上或之上,N为正整数。该电源分布网络包含多个金属轨,并且耦接至该电子元件。该电源供应网络包含多个金属干,该金属干形成在第N层金属层至第i层金属层处,该金属干通过多个第一介层窗相互连接并且通过多个第二介层窗与该金属轨连接,i为小于N的正整数。该电源供应环包含多个金属环,该金属环由该金属干中部分密集聚集的金属干所形成并与该电源供应网络相互连接。该电源供应环用以接收电源并且将该电源经由该电源供应网络传导至该电源分布网络,该电源分布网络再将该电源分配给该电子元件。According to a preferred embodiment of the present invention, an integrated circuit die comprises a semiconductor layer, a plurality of electronic components formed on the semiconductor layer, N layers of continuous metal layers counted from bottom to top, and a power distribution network , power supply network and power supply ring. The metal layers are insulated from each other and formed on or above the semiconductor layer, and N is a positive integer. The power distribution network includes a plurality of metal rails and is coupled to the electronic component. The power supply network includes a plurality of metal stems, the metal stems are formed at the N-th metal layer to the i-th metal layer, and the metal stems are connected to each other through a plurality of first vias and through a plurality of second vias It is connected with the metal rail, and i is a positive integer smaller than N. The power supply ring includes a plurality of metal rings, the metal rings are formed by some metal stems densely gathered in the metal stems and are connected to the power supply network. The power supply ring is used for receiving power and conducting the power to the power distribution network through the power supply network, and the power distribution network then distributes the power to the electronic components.
于本发明的另一较佳具体实施例中,该金属环并且形成在第(N-1)层金属层至第i层金属层处。该金属环并且通过多个第三介层窗相互连接。In another preferred embodiment of the present invention, the metal ring is also formed at the (N-1)-th metal layer to the i-th metal layer. The metal rings are also connected to each other through a plurality of third vias.
关于本发明的优点与精神可以通过以下的发明详述及附图得到进一步的了解。The advantages and spirit of the present invention can be further understood through the following detailed description of the invention and the accompanying drawings.
附图说明 Description of drawings
图1A为传统的集成电路裸晶1的简化的截面视图。FIG. 1A is a simplified cross-sectional view of a conventional integrated circuit die 1 .
图1B为示意地绘示出形成在该集成电路裸晶1的金属层(126、125)处的接线布线。FIG. 1B schematically illustrates the wiring lines formed at the metal layers ( 126 , 125 ) of the IC die 1 .
图2A为根据本发明的一较佳具体实施例的集成电路裸晶2的简化的截面视图。FIG. 2A is a simplified cross-sectional view of an integrated circuit die 2 according to a preferred embodiment of the present invention.
图2B为示意地绘示出形成在该集成电路裸晶2的金属层(228、227)处的接线布线。FIG. 2B schematically illustrates the wires formed at the metal layers ( 228 , 227 ) of the IC die 2 .
图3为根据本发明的用以设计集成电路裸晶的方法的流程图。FIG. 3 is a flowchart of a method for designing an integrated circuit die according to the present invention.
图4为根据本发明于调整金属布线的疏密程度后,所产生的电源供应环一角的实际设计图案例。FIG. 4 is an example of an actual design diagram of a corner of a power supply ring generated after adjusting the density of the metal wiring according to the present invention.
图5为应用本发明并以计算机自动化所形成电源供应环(边缘自动布线)的实际设计图案例。Fig. 5 is an example of an actual design diagram of a power supply ring (edge automatic wiring) formed by applying the present invention and using computer automation.
附图标记说明Explanation of reference signs
1、2:集成电路裸晶 10、20:半导体层1, 2: Integrated circuit
121~126以及221~228:金属层121~126 and 221~228: metal layer
14、24:绝缘层 142:介层窗14, 24: insulating layer 142: via window
16、26:钝化层 17、27:电源供应环16, 26:
172、272:电源金属环 174、274:接地金属环172, 272: Metal ring for
18、28:电源供应网络 182、282:电源金属干18, 28:
184、284:接地金属干 242:第一介层窗184, 284: Ground metal stem 242: First via
244:第三介层窗 S30~S36:流程步骤244: Third via window S30~S36: Process steps
具体实施方式 Detailed ways
以下将详述本发明的较佳具体实施例,藉以充分解说本发明的特征、精神、优点以及实施上的简便性。Preferred specific embodiments of the present invention will be described in detail below, so as to fully illustrate the features, spirit, advantages and simplicity of implementation of the present invention.
请参阅图2A,图2A提供根据本发明的一较佳具体实施例的集成电路裸晶(或芯片)2的简化的截面视图。如图2A所示,该晶体电路裸晶2包含一层半导体层20、八层由底至顶起算的连续的金属层(221~228)、分别形成于两相邻金属层之间的数层绝缘层24以及一层钝化层26。该半导体层20用来形成例如晶体管等电子元件(未示出)。金属层所采用的层数需视实际接线布线的复杂程度而定。因此,图2A所披露的八层金属层仅是为了说明简便,而非对本发明作为限制。Please refer to FIG. 2A, which provides a simplified cross-sectional view of an integrated circuit die (or chip) 2 according to a preferred embodiment of the present invention. As shown in FIG. 2A, the crystal circuit die 2 includes a
关于在该金属层(221~228)上的接线布线,电源分布网络(未示出)形成在第一层金属层221处,并且耦接至该电子元件。同样地,该电源分布网络由多个具有第一线宽的金属轨所组成,该金属轨即形成在第一层金属层221处,并且耦接至该电子元件。Regarding the wiring wiring on the metal layers (221-228), a power distribution network (not shown) is formed at the
请参阅图2B,图2B示意地绘示出形成在较顶层金属层处的接线布线以及其所在的金属层。Please refer to FIG. 2B . FIG. 2B schematically illustrates the wiring lines formed at the top metal layer and the metal layer where they are located.
如图2B所示,电源供应网络28形成在第N层金属层(图2B所绘示的第八层金属层228)至第i层金属层(图2B仅绘示出第七层金属层227)处。于一具体实施例中,N为大于或等于6的整数,i为范围从(N-3)至(N-1)中的整数。As shown in FIG. 2B , the
该电源供应网络28由多个具有第二线宽的金属干(282、284)所组成,并且形成在不同金属层(例如图2B中所示第八层金属层228与第七层金属层227)处的金属干(282、284)通过形成在绝缘层24处的第一介层窗242做相互连接。同样通过形成在绝缘层24处的第二介层窗(未示出),该电源供应网络28与该电源分布网络连接(未示出)。在实务上,若采用八层金属层,金属干的布线会运用到第八层及第七层金属层,针对复杂的接线布线,甚至会运用到第六层及第五层金属层。采用六层金属层,金属干的布线一般会运用到第六层及第五层金属层。The
于一具体实施例中,该第二线宽比该第一线宽还宽。也就是说,在此实施例中,该金属干(282、284)的线宽得以较该金属轨的线宽还宽。In a specific embodiment, the second line width is wider than the first line width. That is to say, in this embodiment, the line width of the metal stem ( 282 , 284 ) can be wider than the line width of the metal track.
同样示于图2B,该金属干(282、284)区分为作为连接电源的电源金属干282以及连接接地的接地金属干284。在同一层金属层,电源金属干182与接地金属干184交错排列。形成在相邻层金属层(例如,第八层金属层228与第七层金属层227)处的金属干(282、284)相互垂直。形成在相邻层金属层(例如,第八层金属层228与第七层金属层227)处的电源金属干282相互连接,并且形成在相邻层金属层(例如,第八层金属层228与第七层金属层227)处的接地金属干282相互连接。Also shown in FIG. 2B , the metal stems ( 282 , 284 ) are divided into a
请再参阅图2B,电源供应环27(所绘示乃电源供应环27之一小段)可形成在最顶层金属层228处。该电源供应环27可由多个具有该第二线宽的金属环(272、274)所组成。也就是说,于本发明一具体实施例中,该金属环(272、274)的线宽得以与该金属干(282、284)的线宽相同。本发明便是利用调整该金属干(282、284)之间的疏密度以形成金属环(272、274)所需的结构。经由定义金属干(282、284)而形成的电源供应环27便可接收电源,并且将该电源经由该电源供应网络28传导至该电源分布网络。该电源分布网络用以分配该电源给该电子元件。Referring to FIG. 2B again, the power supply ring 27 (shown as a small section of the power supply ring 27 ) can be formed at the
根据本发明的接线布线技术,该电源供应网络28与该电源供应环27之间的阻抗差异将因此缩小,进而避免金属布线的烧毁。此外,为了舒缓该电源供应网络28与该电源供应环27的布线的壅塞(Congestion),于本发明的另一较佳具体实施例中,同样示于图2B,该金属环(272、274)亦可形成于第(N-1)层金属层至第i层金属层处。According to the wiring and wiring technology of the present invention, the impedance difference between the
同样依循本发明的特征、精神及优点,本发明亦披露一种用以设计集成电路裸晶(或芯片)的方法3。基本上,该集成电路裸晶包含半导体层以及N层由底至顶起算的连续的金属层,其中N可为大于或等于6的正整数。该金属层彼此绝缘,并且形成于该半导体层上或之上。以下将详述根据本发明的集成电路裸晶设计方法3的流程步骤。Also following the features, spirit and advantages of the present invention, the present invention also discloses a
请参阅图3,首先,该设计方法3执行步骤S30,配置多个电子元件于该半导体层上。Please refer to FIG. 3 , first, the
接着,该设计方法3执行步骤S32,在第一层金属层处,配置电源分布网络。该电源分布网络由多个具有第一线宽的金属轨所组成,并且耦接至该电子元件。Next, the
接着,该设计方法3执行步骤S34,在第N层金属层至第i层金属层处,配置该电源供应网络,其中假设i为范围从(N-3)至(N-1)中的整数。该电源供应网络可由多个具有第二线宽的金属干所组成,而且可将该第二线宽设定比该第一线宽宽。该金属干通过多个第一介层窗相互连接,并且通过多个第二介层窗与该金属轨连接。Next, the
最后,该设计方法3执行步骤S36,在第N层金属层处,调整该金属干之间的疏密度以形成电源供应环所需的结构。Finally, the
为了舒缓该电源供应网络与该电源供应环的布线的壅塞,该设计方法3进一步在第(N-1)层金属层至第i层金属层处,配置该金属环。In order to alleviate the congestion of the power supply network and the wiring of the power supply ring, the
在本发明的具体实施例中,由于可以使用相同线宽的金属布线以产生所需要的电源供应环,因此便得以在用户定义后,由计算机自动化的方式调整金属布线的疏密程度来形成所需要的电源供应环。如此一来,将不再需要为了不同的电路布局,花费额外的人力为电源供应环另外做布线。In a specific embodiment of the present invention, since the metal wiring with the same line width can be used to generate the required power supply ring, the density of the metal wiring can be automatically adjusted by the computer to form the required power supply ring. required power supply ring. In this way, it is no longer necessary to spend extra manpower to make additional wiring for the power supply ring for different circuit layouts.
请参阅图4及图5。图4为本发明于调整金属布线的疏密程度后,所产生的电源供应环一角的实际设计图。而图5为因应不同的电路布局,计算机自动化所形成电源供应环(边缘自动布线)的实际设计图。Please refer to Figure 4 and Figure 5. FIG. 4 is an actual design diagram of a corner of the power supply ring produced by adjusting the density of the metal wiring according to the present invention. FIG. 5 is an actual design diagram of a power supply ring (edge automatic wiring) formed by computer automation in response to different circuit layouts.
通过以上较佳具体实施例的详述,希望能更加清楚描述本发明的特征与精神,而并非以上述所披露的较佳具体实施例来对本发明的范畴加以限制。相反地,其目的是希望能涵盖各种改变及具相等性的安排于本发明所欲申请的专利范围的范畴内。因此,本发明所申请的专利范围的范畴应该根据上述的说明作最宽广的解释,以致使其涵盖所有可能的改变以及具相等性的安排。Through the detailed description of the preferred specific embodiments above, it is hoped that the features and spirit of the present invention can be described more clearly, rather than limiting the scope of the present invention by the preferred specific embodiments disclosed above. On the contrary, the intention is to cover various changes and equivalent arrangements within the scope of the claimed patent scope of the present invention. Therefore, the scope of the claimed scope of the present invention should be interpreted in the broadest way based on the above description, so as to cover all possible changes and equivalent arrangements.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2008100053338A CN101499470B (en) | 2008-02-01 | 2008-02-01 | Integrated circuit power supply layout and its design method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2008100053338A CN101499470B (en) | 2008-02-01 | 2008-02-01 | Integrated circuit power supply layout and its design method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101499470A true CN101499470A (en) | 2009-08-05 |
CN101499470B CN101499470B (en) | 2011-01-26 |
Family
ID=40946449
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2008100053338A Active CN101499470B (en) | 2008-02-01 | 2008-02-01 | Integrated circuit power supply layout and its design method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101499470B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102237356A (en) * | 2010-05-06 | 2011-11-09 | 台湾积体电路制造股份有限公司 | Integrated circuit and its power supply layout and power supply layout method |
CN104794253A (en) * | 2014-01-17 | 2015-07-22 | 京微雅格(北京)科技有限公司 | Layout method and device capable of achieving clean supply for chip interior analog modules |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5981987A (en) * | 1997-12-02 | 1999-11-09 | Nurlogic Design, Inc. | Power ground metallization routing in a semiconductor device |
US6838713B1 (en) * | 1999-07-12 | 2005-01-04 | Virage Logic Corporation | Dual-height cell with variable width power rail architecture |
US6467074B1 (en) * | 2000-03-21 | 2002-10-15 | Ammocore Technology, Inc. | Integrated circuit architecture with standard blocks |
CN1950941A (en) * | 2004-04-27 | 2007-04-18 | 皇家飞利浦电子股份有限公司 | Integrated circuit layout for virtual power supply |
CN100514603C (en) * | 2005-03-03 | 2009-07-15 | 联华电子股份有限公司 | Method for realizing circuit layout |
-
2008
- 2008-02-01 CN CN2008100053338A patent/CN101499470B/en active Active
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102237356A (en) * | 2010-05-06 | 2011-11-09 | 台湾积体电路制造股份有限公司 | Integrated circuit and its power supply layout and power supply layout method |
CN104794253A (en) * | 2014-01-17 | 2015-07-22 | 京微雅格(北京)科技有限公司 | Layout method and device capable of achieving clean supply for chip interior analog modules |
CN104794253B (en) * | 2014-01-17 | 2018-01-05 | 京微雅格(北京)科技有限公司 | Realize the layout method and its device of chip internal analog module clean supply |
Also Published As
Publication number | Publication date |
---|---|
CN101499470B (en) | 2011-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6772406B1 (en) | Method for making large-scale ASIC using pre-engineered long distance routing structure | |
US7969014B2 (en) | Power layout of integrated circuits and designing method thereof | |
TW200303618A (en) | Multi-layer wiring device, wiring method and wiring characteristic analyzing/predicting method | |
US20080066038A1 (en) | Method and apparatus for designing semiconductor integrated device using noise current and impedance characteristics of input/output buffers between power supply lines | |
JP6517920B2 (en) | Grounding grid for superconducting circuits | |
JP2017525164A (en) | Improved substrate for system in package (SIP) devices | |
JP2011509043A (en) | Jitter reduction in semiconductor devices by controlling printed circuit board and package substrate stacking | |
JP4638902B2 (en) | Semiconductor device and layout method thereof | |
CN102341905A (en) | Semiconductor integrated circuit device and design method thereof | |
TWI527392B (en) | Device and method for designing power network | |
CN101499470A (en) | Power source layout of integrated circuit and its design method | |
US7107561B2 (en) | Method of sizing via arrays and interconnects to reduce routing congestion in flip chip integrated circuits | |
US7091614B2 (en) | Integrated circuit design for routing an electrical connection | |
US6944842B1 (en) | Method for making large-scale ASIC using pre-engineered long distance routing structure | |
JP2674553B2 (en) | Semiconductor device | |
CN104573146B (en) | Clock signal transmission adjusting method and related integrated circuit structure | |
JP2013229470A (en) | Semiconductor device and layout method for the same | |
Liu et al. | On-silicon Capacitor Sharing Technique Based on Package Power Merging for PDN Optimization | |
TWI517177B (en) | Chip with flexibility of pad sequence manipulation and associated method | |
CN114566483B (en) | Chip and electronic device | |
CN115600545B (en) | Driving unit applied to special clock tree structure | |
Weerasekera et al. | Analysis of signal integrity (SI) robustness in through-silicon interposer (TSI) interconnects | |
Hwang | Power integrity concepts for high-speed design on multi-layer PCBs | |
CN106326507A (en) | Analog integrated circuit constraint extraction method and system | |
TW530525B (en) | Method of disposing buffer and its chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |