CN101448580B - Plasma etch and photoresist strip process with chamber de-fluorination and wafer de-fluorination steps - Google Patents
Plasma etch and photoresist strip process with chamber de-fluorination and wafer de-fluorination steps Download PDFInfo
- Publication number
- CN101448580B CN101448580B CN2007800102874A CN200780010287A CN101448580B CN 101448580 B CN101448580 B CN 101448580B CN 2007800102874 A CN2007800102874 A CN 2007800102874A CN 200780010287 A CN200780010287 A CN 200780010287A CN 101448580 B CN101448580 B CN 101448580B
- Authority
- CN
- China
- Prior art keywords
- chamber
- plasma
- photoresist
- workpiece
- coupling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H10P50/242—
-
- H10P50/287—
-
- H10P70/125—
Landscapes
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
背景技术Background technique
集成电路的性能正在不断地被改善,这通过以下方法实现:提高器件开关速度、增大互连密度以及减少被金属间电介质(IMD)层间隔的相邻导体之间的串扰。通过使用新的介电薄膜材料作为具有低介电常数的IMD(“低k材料”),例如多孔有机硅酸盐玻璃,可以提高开关速度和减少串扰。通过增加互连导电层的数量和减小特征尺寸(例如,线宽、孔径)来增加互连。不同导体间的连接需要高深宽比(深度与宽度之比)的开口或穿过低k材料的“通孔”。这种精细特征(例如,特征尺寸量级为45nm)要求光刻胶(用于光刻)适用于较大的波长。这种光刻胶往往较薄并且更易于在电介质蚀刻工艺过程中形成缺陷,例如针孔或条纹。这个问题通过在等离子体蚀刻形成穿过低k电介质膜的窄通孔时使用氟碳化学剂来解决。氟碳蚀刻化学剂将保护性氟碳聚合物沉积在光刻胶上。蚀刻工艺通常在达到铜互连线上方的底部电介质层时结束。此底部电介质层一般用作防止铜原子从导电线扩散的阻挡层,且其本身为低k电介质材料(例如掺氮碳化硅)并且通常极薄(量级为数百埃)。在阻挡层暴露之后,蚀刻工艺停止,形成了深且窄(大深宽比)的开口或通孔。在准备下一个工艺步骤时,将光刻胶从晶片上剥离。此光刻胶剥离工艺可以在具有施加到晶片的偏置功率的基于氨的等离子体中完成,并且在先前进行蚀刻工艺的同一个室中进行,从而避免不必要的晶片转移步骤并使生产率最大化。问题在于,光刻胶剥离工艺会导致由低k材料构成的通孔底部的薄阻挡层消失。The performance of integrated circuits is continually being improved by increasing device switching speeds, increasing interconnect densities, and reducing crosstalk between adjacent conductors separated by intermetal dielectric (IMD) layers. Improved switching speed and reduced crosstalk can be achieved by using new dielectric thin-film materials as IMDs with low dielectric constants ("low-k materials"), such as porous organosilicate glass. Interconnection is increased by increasing the number of interconnecting conductive layers and reducing feature size (eg, line width, aperture). Connections between different conductors require high-aspect-ratio (depth-to-width) openings or "vias" through low-k materials. Such fine features (eg, feature sizes on the order of 45nm) require photoresists (used in photolithography) to be suitable for larger wavelengths. This photoresist tends to be thinner and more prone to the formation of defects, such as pinholes or streaks, during the dielectric etch process. This problem is addressed by using fluorocarbon chemistries during plasma etching to form narrow vias through low-k dielectric films. Fluorocarbon etch chemistries deposit protective fluorocarbon polymers on photoresist. The etch process typically ends when it reaches the bottom dielectric layer above the copper interconnect lines. This bottom dielectric layer typically acts as a barrier to the diffusion of copper atoms from the conductive lines, and is itself a low-k dielectric material (such as nitrogen-doped silicon carbide) and is typically extremely thin (on the order of hundreds of angstroms). After the barrier layer is exposed, the etch process is stopped and a deep and narrow (high aspect ratio) opening or via is formed. In preparation for the next process step, the photoresist is stripped from the wafer. This photoresist stripping process can be done in an ammonia-based plasma with bias power applied to the wafer, and in the same chamber where the etch process was previously performed, avoiding unnecessary wafer transfer steps and maximizing throughput change. The problem is that the photoresist stripping process causes the thin barrier layer at the bottom of the via made of low-k material to disappear.
避免该问题的一种方法是在进行光刻胶灰化步骤前将晶片转移到专用的光刻胶灰化室中。然而遗憾地,这种方法会因为晶片在反应器室间转移过程中固有的迟延而降低生产率。One way to avoid this problem is to transfer the wafer into a dedicated photoresist ashing chamber before performing the photoresist ashing step. Unfortunately, however, this approach reduces throughput due to inherent delays in transferring wafers between reactor chambers.
因此,需要一种能够保护通孔底部的薄阻挡层的通孔蚀刻与光刻胶剥离工艺的组合。Therefore, there is a need for a combination via etch and photoresist stripping process that can protect the thin barrier layer at the bottom of the via.
发明内容Contents of the invention
一种等离子体蚀刻工艺,包括通过工件上的光刻胶掩膜进行的等离子体蚀刻步骤,所述蚀刻步骤使用在等离子体聚合物质中生成的聚合蚀刻处理气体,所述等离子体聚合物质在蚀刻步骤中在所述光刻胶掩膜的表面上聚积成保护性聚合物层,所述工艺包括在蚀刻步骤之后且在去除光刻胶掩膜之前在相同的室中进行的以下步骤:A plasma etch process comprising a plasma etch step through a photoresist mask on a workpiece, the etch step using a polymerized etch process gas generated in a plasma polymerized substance that etches step to build up a protective polymer layer on the surface of the photoresist mask, the process comprising the following steps in the same chamber after the etching step and before removal of the photoresist mask:
从包括所述室的室顶的室表面去除包括聚合物材料的残余物,这如下实现:将RF等离子体源功率耦合到室中,同时实质上不将RF等离子体偏置功率耦合到室中,并将含氢气体引入室中,直到所述残余物被从室表面去除;Removing residues comprising polymeric material from chamber surfaces including a ceiling of the chamber is accomplished by coupling RF plasma source power into the chamber while substantially not coupling RF plasma bias power into the chamber , and introducing a hydrogen-containing gas into the chamber until the residue is removed from the chamber surfaces;
从光刻胶掩膜的表面去除保护性聚合物层,这如下实现:将RF等离子体偏置功率耦合到室中,同时实质上不将RF等离子体源功率耦合到室中,并将包含氧和一氧化碳的处理气体引入室中,直到聚合物层被从光刻胶表面去除。Removal of the protective polymer layer from the surface of the photoresist mask is accomplished by coupling RF plasma bias power into the chamber while substantially not coupling RF plasma source power into the chamber, and will contain oxygen and carbon monoxide process gases are introduced into the chamber until the polymer layer is removed from the photoresist surface.
附图说明Description of drawings
图1为实施本发明的工艺的流程框图;Fig. 1 is the block flow diagram of implementing technology of the present invention;
图2A、2B、2C和2D依次示出了在图1的工艺的各步骤时的薄膜结构变化;Figures 2A, 2B, 2C and 2D show the film structure changes during each step of the process of Figure 1 in sequence;
图3示出了适用于进行图1的工艺并具有按照执行图1的工艺编程的控制器的等离子体反应器。Figure 3 shows a plasma reactor suitable for performing the process of Figure 1 and having a controller programmed to perform the process of Figure 1 .
具体实施方式Detailed ways
本发明的等离子体蚀刻和光刻胶剥离工艺解决了通过光刻胶剥离工艺来去除低k通孔底部阻挡层的问题。本发明是基于发明人的以下认识:光刻胶剥离时阻挡层的去除问题是由于蚀刻之后的光刻胶去除步骤开始时在室内部表面上以及晶片本身上均存在含氟残余物而引起的。光刻胶剥离工艺将氟化合物(和游离氟)从蚀刻过程中沉积的残余物中释放。用于剥离光刻胶的基于氨的等离子体中存在的氢与被释放的氟化合物结合,导致低k阻挡层的高反应性等离子体蚀刻。本发明的工艺消除了此问题。The plasma etching and photoresist stripping process of the present invention solves the problem of removing the bottom barrier layer of the low-k via via the photoresist stripping process. The present invention is based on the inventor's realization that the barrier layer removal problem during resist stripping is caused by the presence of fluorine-containing residues both on the interior surfaces of the chamber and on the wafer itself at the beginning of the resist removal step after etching . The photoresist stripping process releases fluorine compounds (and free fluorine) from the residue deposited during the etch process. The hydrogen present in the ammonia-based plasma used to strip the photoresist combines with the liberated fluorine compounds, resulting in highly reactive plasma etching of the low-k barrier layer. The process of the present invention eliminates this problem.
现在参见图1,光刻胶掩膜被光刻限定在薄膜结构的顶表面上(图1的方框10)。工艺的这个阶段的薄膜结构示于图2A。图2A的薄膜结构包括抗反射涂层12,抗反射涂层12被在图1的方框10的步骤中沉积的光刻胶层14覆盖,光刻胶层14具有光刻限定的孔14a。含二氧化硅的电介质层16位于抗反射涂层12下方,有机硅酸盐玻璃层18位于电介质层16下方,厚多孔有机硅酸盐玻璃层20(低k电介质材料)位于有机硅酸盐玻璃层18下方。薄扩散阻挡层22位于多孔有机硅酸盐玻璃层20下方,并由能够阻止或阻挡铜原子扩散的低k电介质材料(例如掺氮碳化硅)构成。被氧化物层26包围的铜导线24位于阻挡层22下方。Referring now to FIG. 1, a photoresist mask is photolithographically defined on the top surface of the thin film structure (
在下一步骤(图1的方框30)中,氟碳或氟烃处理气体流入反应器室,同时施加等离子体RF源功率和等离子体RF偏置功率,以在相对低的室压力(例如,mTorr量级)下形成等离子体。在室中保持此条件,直到穿过图2B的薄膜结构向下至阻挡层22的顶表面开设通孔32。图2B示出了图1的方框30的步骤完成后的薄膜结构。在图1的方框30的蚀刻步骤中,部分处理气体形成简单(高氟含量)的氟碳蚀刻剂物质,用于形成通孔32(图2B)。同时,形成了其它富含碳的氟碳物质,该物质在光刻胶层14的顶表面上聚积成聚合物层34(图2B)并在反应器室的内表面上聚积成聚合物层(图2B中未示出)。In the next step (
在图1的方框40中,在去除光刻胶层14之前进行如下步骤:从反应器室内表面去除含氟聚合物,而不损坏或去除易损的薄阻挡层22。这如下实现:去除晶片上的偏置功率,然后用氨气替代反应器室中的氟碳或氟烃处理气体。等离子体RF功率源将氨充分分解,以使来自氨处理气体的氢与室内表面上的聚合物中的氟和碳原子反应,从而将聚合物从那些表面去除。晶片上的RF偏置功率被设定为零(或足够接近零),从而避免由氨气产生的等离子体向下达到窄通孔而侵蚀薄阻挡层22。结果,该步骤可进行足够长的时间以确保聚积的聚合物从内部室表面彻底去除。In
在图1的方框42中,在去除光刻胶层14之前进行另一个步骤:从光刻胶层14的顶表面去除含氟聚合物层34,而不损坏或去除通孔32底部的易损且薄的阻挡层22。这如下实现:去除RF源功率并对晶片施加RF偏置功率。此外,在反应器室内建立由氧和一氧化碳组成并且不含任何含氢或含氟化合物的处理气体环境。例如,当方框40和42的步骤的进行顺序可以颠倒时,如果方框42的步骤在方框40的步骤之后进行,则合适的处理气体环境如下建立:完全去除氨处理气体,去除RF等离子体源功率,将氧和一氧化碳流入反应器室,并对晶片施加RF等离子体偏置功率。缺少RF等离子体源功率,这限制(或防止)了氧分子的分解。未分解的氧不侵蚀薄阻挡层22,而是侵蚀光刻胶层14表面上的聚合物层34。氧与聚合物层34的反应去除了聚合物层34,从而得到图2C所示的结构,同时在等离子体中产生一些会侵蚀易损的阻挡层22的高反应性(低碳含量)的含氟碳物质。处理气体中存在的一氧化碳原子防止了这种侵蚀。一氧化碳原子反应迅速,与此步骤中产生的低碳含量反应性物质结合,将这种反应性物质转化成不侵蚀易损的阻挡层22的更具惰性的富含碳的氟碳物质。In
在最终步骤(图1的方框46)中,在相同的处理室中去除光刻胶层14。方框46的光刻胶剥离或去除步骤通常如下进行:去除氧和一氧化碳处理气体,引入氨气,对反应器顶部电极施加RF等离子体源功率,对晶片施加RF等离子体偏置功率。由于所有的含氟沉积物已从室内表面和晶片本身去除,因此等离子体环境不含氟,从而使此最后步骤(光刻胶去除)中释放的氢无法损坏暴露的阻挡层22。这个步骤也去除抗反射涂层12。方框46的光刻胶去除步骤进行足够的时间以确保光刻胶去除,并且得到图2D所示的薄膜结构。In the final step (block 46 of FIG. 1 ), the
在我们已经进行的图1的工艺的实验中发现,阻挡层22的材料损失为2nm或更小,这是可忽略的量,因此可允许晶片上的特征尺寸减小至45nm。In experiments we have performed with the process of Fig. 1 it was found that the material loss of the
图3示出了一种用于进行图1的工艺的等离子体反应器。图3的反应器具有由柱形侧壁105和盘形室顶电极110限定的真空室100。支撑晶片120的静电卡盘115包括具有耦合至DC卡盘电压源135的内部电极130的绝缘体层125。RF等离子体偏置功率发生器140通过阻抗匹配元件145和绝缘电容器150耦合至电极130。VHF(例如162MHz)RF源功率发生器155通过阻抗匹配元件162耦合至室顶电极110。该阻抗匹配元件可以是在VHF发生器155的频率附近共振的共轴调谐短截线,电极110具有与室100中的等离子体在VHF发生器155的频率附近形成共振的电抗,如2003年3月4日授权的Daniel Hoffman等人的名称为“PLASMA REACTIONWITH OVERHEAD RF ELECTRODE TUNED TO THE PLASMA”的美国专利No.6528751(转让给本申请人)中所公开,通过引用将其公开内容结合在本文中。室顶电极110也是气体分布喷头。处理气体通过室顶电极110中的气体分布孔的内侧区160和气体分布孔的外侧区165流入室100中。气体板170提供选定的处理气体并在内侧区160与外侧区165之间分配气体流。内侧和外侧电磁体180、185按照由DC电流源190对其施加的DC电流来控制室100内的等离子体离子密度分布。由节流阀205调节的真空泵200在室100中建立期望的真空室压力。用一组指令196对主控制器195编程以执行图1所示类型的工艺序列,并为此目的控制气体板170、DC磁电流源190、VHF源功率发生器155、RF偏置功率发生器140和节流阀205的操作。在此情况下,对主控制器195编程的指令组196如下:(1)从气体板170供给氟碳处理气体,施加偏置和源功率以蚀刻穿过低k电介质层的通孔;(2)施加源功率,关闭偏置功率并用来自气体板170的氨气填充该室,以从内部室表面去除聚积的聚合物;(3)施加偏置功率,关闭源功率并用来自气体板170的氧气和一氧化碳处理气体填充该室,以从晶片去除沉积的聚合物;以及(4)从晶片去除光刻胶。FIG. 3 shows a plasma reactor for carrying out the process of FIG. 1 . The reactor of FIG. 3 has a
在一个可行的实施例中,进行图1的方框40的步骤的条件如下:到喷头或室顶电极110的氨流率为300sccm,VHF发生器的源功率为400W,室压力为10mT,内侧区160与外侧区165的流率之比为1.35,仅施加到内侧电磁体的DC电流为14A,该步骤的处理时间为30s。进行方框42的步骤的条件如下:氧气流率为100sccm,一氧化碳气体为50sccm,源功率为0,RF偏置功率为100W(使用2MHz和13.56MHz的源),室压力为5mT,内侧与外侧区流率之比为1.35,仅施加到内侧电磁体的DC电流为14A,该步骤的处理时间为60s。In a feasible embodiment, the conditions for performing the step of
尽管上文通过优选实施方式具体描述了本发明,但应当理解,在不脱离本发明的实质精神和范围的前提下,可以对本发明进行改变和改进。Although the present invention has been specifically described by preferred embodiments, it should be understood that changes and improvements can be made to the present invention without departing from the true spirit and scope of the present invention.
Claims (14)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/388,363 US7244313B1 (en) | 2006-03-24 | 2006-03-24 | Plasma etch and photoresist strip process with intervening chamber de-fluorination and wafer de-fluorination steps |
| US11/388,363 | 2006-03-24 | ||
| PCT/US2007/006955 WO2007111893A2 (en) | 2006-03-24 | 2007-03-19 | Plasma etch and photoresist strip process with intervening chamber de-fluorination and wafer de-fluorination steps |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101448580A CN101448580A (en) | 2009-06-03 |
| CN101448580B true CN101448580B (en) | 2011-02-23 |
Family
ID=38235554
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007800102874A Expired - Fee Related CN101448580B (en) | 2006-03-24 | 2007-03-19 | Plasma etch and photoresist strip process with chamber de-fluorination and wafer de-fluorination steps |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7244313B1 (en) |
| EP (1) | EP1999784A4 (en) |
| JP (1) | JP4825911B2 (en) |
| KR (1) | KR101032831B1 (en) |
| CN (1) | CN101448580B (en) |
| WO (1) | WO2007111893A2 (en) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7510976B2 (en) * | 2006-04-21 | 2009-03-31 | Applied Materials, Inc. | Dielectric plasma etch process with in-situ amorphous carbon mask with improved critical dimension and etch selectivity |
| CN102097360B (en) * | 2009-12-10 | 2016-08-03 | 中芯国际集成电路制造(上海)有限公司 | The method of etching connection hole |
| CN102125921B (en) * | 2010-01-20 | 2012-09-05 | 常州瑞择微电子科技有限公司 | Transmission method of optical mask in cleaning process |
| JP5600447B2 (en) * | 2010-03-05 | 2014-10-01 | 株式会社日立ハイテクノロジーズ | Plasma etching method |
| US9318341B2 (en) | 2010-12-20 | 2016-04-19 | Applied Materials, Inc. | Methods for etching a substrate |
| US9190316B2 (en) * | 2011-10-26 | 2015-11-17 | Globalfoundries U.S. 2 Llc | Low energy etch process for nitrogen-containing dielectric layer |
| CN104882389B (en) * | 2014-02-28 | 2017-12-26 | 无锡华润上华科技有限公司 | A kind of semiconductor devices method for measurement |
| CN105152795B (en) * | 2015-10-23 | 2018-11-06 | 武汉工程大学 | Blending and modifying silica lotion coating Diammonium phosphate (DAP) slow-release compound fertilizer and preparation method thereof |
| CN106356415B (en) * | 2016-12-02 | 2018-06-29 | 武汉新芯集成电路制造有限公司 | The production method of back metal grid |
| CN110998788B (en) * | 2017-08-01 | 2024-08-23 | 应用材料公司 | Metal oxide post-treatment methods |
| US10872761B2 (en) * | 2018-06-25 | 2020-12-22 | Mattson Technology Inc. | Post etch defluorination process |
| CN113031409B (en) * | 2021-03-03 | 2024-12-31 | 苏州子山半导体科技有限公司 | A method for removing polyimide photoresist in the manufacture of vanadium oxide thermal imaging chips |
| CN120814029A (en) * | 2023-03-24 | 2025-10-17 | 东京毅力科创株式会社 | Plasma processing method and plasma processing apparatus |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6548230B1 (en) * | 1998-09-18 | 2003-04-15 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for in-situ removal of photoresist and sidewall polymer |
| US6756087B2 (en) * | 1998-12-25 | 2004-06-29 | International Business Machines Corporation | Method for removing organic compound by ultraviolet radiation and apparatus therefor |
| CN1716530A (en) * | 2004-06-30 | 2006-01-04 | 应用材料有限公司 | Method and apparatus for stable plasma processing |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6051505A (en) | 1998-03-05 | 2000-04-18 | Taiwan Semiconductor Manufacturing Company | Plasma etch method for forming metal-fluoropolymer residue free vias through silicon containing dielectric layers |
| US6528751B1 (en) | 2000-03-17 | 2003-03-04 | Applied Materials, Inc. | Plasma reactor with overhead RF electrode tuned to the plasma |
| US6440864B1 (en) * | 2000-06-30 | 2002-08-27 | Applied Materials Inc. | Substrate cleaning process |
| JP3921364B2 (en) * | 2001-08-21 | 2007-05-30 | 松下電器産業株式会社 | Manufacturing method of semiconductor device |
| JP5038567B2 (en) * | 2001-09-26 | 2012-10-03 | 東京エレクトロン株式会社 | Etching method |
| JP4326746B2 (en) * | 2002-01-07 | 2009-09-09 | 東京エレクトロン株式会社 | Plasma processing method |
| US6806038B2 (en) * | 2002-07-08 | 2004-10-19 | Lsi Logic Corporation | Plasma passivation |
| JP2004071774A (en) * | 2002-08-05 | 2004-03-04 | Tokyo Electron Ltd | Plasma processing method using multi-chamber system |
| US20050101135A1 (en) * | 2003-11-12 | 2005-05-12 | Lam Research Corporation | Minimizing the loss of barrier materials during photoresist stripping |
| US7638440B2 (en) | 2004-03-12 | 2009-12-29 | Applied Materials, Inc. | Method of depositing an amorphous carbon film for etch hardmask application |
| KR100704470B1 (en) | 2004-07-29 | 2007-04-10 | 주식회사 하이닉스반도체 | Method for manufacturing semiconductor device using amorphous carbon film as sacrificial hard mask |
| KR100632473B1 (en) * | 2004-08-03 | 2006-10-09 | 삼성전자주식회사 | Method for manufacturing dual damascene wiring of microelectronic devices using a basic material diffusion barrier film |
| US7288488B2 (en) * | 2005-05-10 | 2007-10-30 | Lam Research Corporation | Method for resist strip in presence of regular low k and/or porous low k dielectric materials |
| US8404594B2 (en) | 2005-05-27 | 2013-03-26 | Freescale Semiconductor, Inc. | Reverse ALD |
-
2006
- 2006-03-24 US US11/388,363 patent/US7244313B1/en not_active Expired - Fee Related
-
2007
- 2007-03-19 CN CN2007800102874A patent/CN101448580B/en not_active Expired - Fee Related
- 2007-03-19 WO PCT/US2007/006955 patent/WO2007111893A2/en not_active Ceased
- 2007-03-19 KR KR1020087025919A patent/KR101032831B1/en not_active Expired - Fee Related
- 2007-03-19 EP EP07753572A patent/EP1999784A4/en not_active Withdrawn
- 2007-03-19 JP JP2009501524A patent/JP4825911B2/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6548230B1 (en) * | 1998-09-18 | 2003-04-15 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for in-situ removal of photoresist and sidewall polymer |
| US6756087B2 (en) * | 1998-12-25 | 2004-06-29 | International Business Machines Corporation | Method for removing organic compound by ultraviolet radiation and apparatus therefor |
| CN1716530A (en) * | 2004-06-30 | 2006-01-04 | 应用材料有限公司 | Method and apparatus for stable plasma processing |
Non-Patent Citations (2)
| Title |
|---|
| CN 1716530 A,全文. |
| US 2004/0005517 A1,全文. |
Also Published As
| Publication number | Publication date |
|---|---|
| JP4825911B2 (en) | 2011-11-30 |
| EP1999784A4 (en) | 2010-05-19 |
| KR20090026253A (en) | 2009-03-12 |
| JP2009530861A (en) | 2009-08-27 |
| CN101448580A (en) | 2009-06-03 |
| KR101032831B1 (en) | 2011-05-06 |
| EP1999784A2 (en) | 2008-12-10 |
| WO2007111893A3 (en) | 2009-01-08 |
| US7244313B1 (en) | 2007-07-17 |
| WO2007111893A2 (en) | 2007-10-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101448580B (en) | Plasma etch and photoresist strip process with chamber de-fluorination and wafer de-fluorination steps | |
| CN100358107C (en) | Method for plasma etching organic anti-reflection coating | |
| KR101029947B1 (en) | Methods for Improving Plasma Etching Performance | |
| KR101588909B1 (en) | Fabrication of a silicon structure and deep silicon etch with profile control | |
| US7977390B2 (en) | Method for plasma etching performance enhancement | |
| US5399237A (en) | Etching titanium nitride using carbon-fluoride and carbon-oxide gas | |
| CN1814857B (en) | Method for sputtering a protective coating on a semiconductor substrate | |
| US6991739B2 (en) | Method of photoresist removal in the presence of a dielectric layer having a low k-value | |
| US20080182422A1 (en) | Methods of etching photoresist on substrates | |
| KR101075045B1 (en) | Methods for Improving Plasma Etching Performance | |
| KR20150018592A (en) | Hardmask open and etch profile control with hardmask open | |
| US11335565B2 (en) | Systems and methods to form airgaps | |
| KR20070104589A (en) | Low pressure removal of photoresist and etching residue | |
| US6967171B2 (en) | Insulation film etching method | |
| US8404596B2 (en) | Plasma ashing method | |
| US20240290623A1 (en) | Processing methods to improve etched silicon-and-germanium-containing material surface roughness | |
| WO2006057236A1 (en) | Substrate processing method and method for manufacturing semiconductor device | |
| US7041230B2 (en) | Method for selectively etching organosilicate glass with respect to a doped silicon carbide | |
| US20240282585A1 (en) | Treatments to improve etched silicon-and-germanium-containing material surface roughness |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110223 Termination date: 20150319 |
|
| EXPY | Termination of patent right or utility model |