[go: up one dir, main page]

CN101448580B - Plasma etch and photoresist strip process with chamber de-fluorination and wafer de-fluorination steps - Google Patents

Plasma etch and photoresist strip process with chamber de-fluorination and wafer de-fluorination steps Download PDF

Info

Publication number
CN101448580B
CN101448580B CN2007800102874A CN200780010287A CN101448580B CN 101448580 B CN101448580 B CN 101448580B CN 2007800102874 A CN2007800102874 A CN 2007800102874A CN 200780010287 A CN200780010287 A CN 200780010287A CN 101448580 B CN101448580 B CN 101448580B
Authority
CN
China
Prior art keywords
chamber
plasma
photoresist
workpiece
coupling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2007800102874A
Other languages
Chinese (zh)
Other versions
CN101448580A (en
Inventor
逸风·周
格拉多·A·戴戈迪诺
斯昌林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of CN101448580A publication Critical patent/CN101448580A/en
Application granted granted Critical
Publication of CN101448580B publication Critical patent/CN101448580B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H10P50/242
    • H10P50/287
    • H10P70/125

Landscapes

  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

The present invention discloses a plasm etch process includes a plasma etch step performed with a photoresist mask on a workpiece using a polymerizing etch process gas that produces in the plasma polymerizing species which accumulate as a protective polymer layer on the surface of said photoresist mask during the etch step, the process including the following steps performed in the same chamber after the etch step and prior to removing the photoresist mask: (a) removing residue of the type including polymer material from chamber surfaces including a ceiling of said chamber, by coupling RF plasma source power into the chamber while coupling substantially no RF plasma bias power into the chamber, and introducing a hydrogen-containing gas into the chamber, until said residue is removed from the chamber surfaces; (b) removing the protective polymer layer from the surface of the photoresist mask, by coupling RF plasma bias power into the chamber while coupling substantially no RF plasma source power into the chamber, and introducing into the chamber a process gas comprising oxygen and carbon monoxide, until the polymer layer is removed from the surface of the photoresist mask.

Description

具有室去氟化和晶片去氟化中间步骤的等离子体蚀刻和光刻胶剥离工艺 Plasma etch and photoresist stripping process with intermediate steps of chamber defluorination and wafer defluorination

背景技术Background technique

集成电路的性能正在不断地被改善,这通过以下方法实现:提高器件开关速度、增大互连密度以及减少被金属间电介质(IMD)层间隔的相邻导体之间的串扰。通过使用新的介电薄膜材料作为具有低介电常数的IMD(“低k材料”),例如多孔有机硅酸盐玻璃,可以提高开关速度和减少串扰。通过增加互连导电层的数量和减小特征尺寸(例如,线宽、孔径)来增加互连。不同导体间的连接需要高深宽比(深度与宽度之比)的开口或穿过低k材料的“通孔”。这种精细特征(例如,特征尺寸量级为45nm)要求光刻胶(用于光刻)适用于较大的波长。这种光刻胶往往较薄并且更易于在电介质蚀刻工艺过程中形成缺陷,例如针孔或条纹。这个问题通过在等离子体蚀刻形成穿过低k电介质膜的窄通孔时使用氟碳化学剂来解决。氟碳蚀刻化学剂将保护性氟碳聚合物沉积在光刻胶上。蚀刻工艺通常在达到铜互连线上方的底部电介质层时结束。此底部电介质层一般用作防止铜原子从导电线扩散的阻挡层,且其本身为低k电介质材料(例如掺氮碳化硅)并且通常极薄(量级为数百埃)。在阻挡层暴露之后,蚀刻工艺停止,形成了深且窄(大深宽比)的开口或通孔。在准备下一个工艺步骤时,将光刻胶从晶片上剥离。此光刻胶剥离工艺可以在具有施加到晶片的偏置功率的基于氨的等离子体中完成,并且在先前进行蚀刻工艺的同一个室中进行,从而避免不必要的晶片转移步骤并使生产率最大化。问题在于,光刻胶剥离工艺会导致由低k材料构成的通孔底部的薄阻挡层消失。The performance of integrated circuits is continually being improved by increasing device switching speeds, increasing interconnect densities, and reducing crosstalk between adjacent conductors separated by intermetal dielectric (IMD) layers. Improved switching speed and reduced crosstalk can be achieved by using new dielectric thin-film materials as IMDs with low dielectric constants ("low-k materials"), such as porous organosilicate glass. Interconnection is increased by increasing the number of interconnecting conductive layers and reducing feature size (eg, line width, aperture). Connections between different conductors require high-aspect-ratio (depth-to-width) openings or "vias" through low-k materials. Such fine features (eg, feature sizes on the order of 45nm) require photoresists (used in photolithography) to be suitable for larger wavelengths. This photoresist tends to be thinner and more prone to the formation of defects, such as pinholes or streaks, during the dielectric etch process. This problem is addressed by using fluorocarbon chemistries during plasma etching to form narrow vias through low-k dielectric films. Fluorocarbon etch chemistries deposit protective fluorocarbon polymers on photoresist. The etch process typically ends when it reaches the bottom dielectric layer above the copper interconnect lines. This bottom dielectric layer typically acts as a barrier to the diffusion of copper atoms from the conductive lines, and is itself a low-k dielectric material (such as nitrogen-doped silicon carbide) and is typically extremely thin (on the order of hundreds of angstroms). After the barrier layer is exposed, the etch process is stopped and a deep and narrow (high aspect ratio) opening or via is formed. In preparation for the next process step, the photoresist is stripped from the wafer. This photoresist stripping process can be done in an ammonia-based plasma with bias power applied to the wafer, and in the same chamber where the etch process was previously performed, avoiding unnecessary wafer transfer steps and maximizing throughput change. The problem is that the photoresist stripping process causes the thin barrier layer at the bottom of the via made of low-k material to disappear.

避免该问题的一种方法是在进行光刻胶灰化步骤前将晶片转移到专用的光刻胶灰化室中。然而遗憾地,这种方法会因为晶片在反应器室间转移过程中固有的迟延而降低生产率。One way to avoid this problem is to transfer the wafer into a dedicated photoresist ashing chamber before performing the photoresist ashing step. Unfortunately, however, this approach reduces throughput due to inherent delays in transferring wafers between reactor chambers.

因此,需要一种能够保护通孔底部的薄阻挡层的通孔蚀刻与光刻胶剥离工艺的组合。Therefore, there is a need for a combination via etch and photoresist stripping process that can protect the thin barrier layer at the bottom of the via.

发明内容Contents of the invention

一种等离子体蚀刻工艺,包括通过工件上的光刻胶掩膜进行的等离子体蚀刻步骤,所述蚀刻步骤使用在等离子体聚合物质中生成的聚合蚀刻处理气体,所述等离子体聚合物质在蚀刻步骤中在所述光刻胶掩膜的表面上聚积成保护性聚合物层,所述工艺包括在蚀刻步骤之后且在去除光刻胶掩膜之前在相同的室中进行的以下步骤:A plasma etch process comprising a plasma etch step through a photoresist mask on a workpiece, the etch step using a polymerized etch process gas generated in a plasma polymerized substance that etches step to build up a protective polymer layer on the surface of the photoresist mask, the process comprising the following steps in the same chamber after the etching step and before removal of the photoresist mask:

从包括所述室的室顶的室表面去除包括聚合物材料的残余物,这如下实现:将RF等离子体源功率耦合到室中,同时实质上不将RF等离子体偏置功率耦合到室中,并将含氢气体引入室中,直到所述残余物被从室表面去除;Removing residues comprising polymeric material from chamber surfaces including a ceiling of the chamber is accomplished by coupling RF plasma source power into the chamber while substantially not coupling RF plasma bias power into the chamber , and introducing a hydrogen-containing gas into the chamber until the residue is removed from the chamber surfaces;

从光刻胶掩膜的表面去除保护性聚合物层,这如下实现:将RF等离子体偏置功率耦合到室中,同时实质上不将RF等离子体源功率耦合到室中,并将包含氧和一氧化碳的处理气体引入室中,直到聚合物层被从光刻胶表面去除。Removal of the protective polymer layer from the surface of the photoresist mask is accomplished by coupling RF plasma bias power into the chamber while substantially not coupling RF plasma source power into the chamber, and will contain oxygen and carbon monoxide process gases are introduced into the chamber until the polymer layer is removed from the photoresist surface.

附图说明Description of drawings

图1为实施本发明的工艺的流程框图;Fig. 1 is the block flow diagram of implementing technology of the present invention;

图2A、2B、2C和2D依次示出了在图1的工艺的各步骤时的薄膜结构变化;Figures 2A, 2B, 2C and 2D show the film structure changes during each step of the process of Figure 1 in sequence;

图3示出了适用于进行图1的工艺并具有按照执行图1的工艺编程的控制器的等离子体反应器。Figure 3 shows a plasma reactor suitable for performing the process of Figure 1 and having a controller programmed to perform the process of Figure 1 .

具体实施方式Detailed ways

本发明的等离子体蚀刻和光刻胶剥离工艺解决了通过光刻胶剥离工艺来去除低k通孔底部阻挡层的问题。本发明是基于发明人的以下认识:光刻胶剥离时阻挡层的去除问题是由于蚀刻之后的光刻胶去除步骤开始时在室内部表面上以及晶片本身上均存在含氟残余物而引起的。光刻胶剥离工艺将氟化合物(和游离氟)从蚀刻过程中沉积的残余物中释放。用于剥离光刻胶的基于氨的等离子体中存在的氢与被释放的氟化合物结合,导致低k阻挡层的高反应性等离子体蚀刻。本发明的工艺消除了此问题。The plasma etching and photoresist stripping process of the present invention solves the problem of removing the bottom barrier layer of the low-k via via the photoresist stripping process. The present invention is based on the inventor's realization that the barrier layer removal problem during resist stripping is caused by the presence of fluorine-containing residues both on the interior surfaces of the chamber and on the wafer itself at the beginning of the resist removal step after etching . The photoresist stripping process releases fluorine compounds (and free fluorine) from the residue deposited during the etch process. The hydrogen present in the ammonia-based plasma used to strip the photoresist combines with the liberated fluorine compounds, resulting in highly reactive plasma etching of the low-k barrier layer. The process of the present invention eliminates this problem.

现在参见图1,光刻胶掩膜被光刻限定在薄膜结构的顶表面上(图1的方框10)。工艺的这个阶段的薄膜结构示于图2A。图2A的薄膜结构包括抗反射涂层12,抗反射涂层12被在图1的方框10的步骤中沉积的光刻胶层14覆盖,光刻胶层14具有光刻限定的孔14a。含二氧化硅的电介质层16位于抗反射涂层12下方,有机硅酸盐玻璃层18位于电介质层16下方,厚多孔有机硅酸盐玻璃层20(低k电介质材料)位于有机硅酸盐玻璃层18下方。薄扩散阻挡层22位于多孔有机硅酸盐玻璃层20下方,并由能够阻止或阻挡铜原子扩散的低k电介质材料(例如掺氮碳化硅)构成。被氧化物层26包围的铜导线24位于阻挡层22下方。Referring now to FIG. 1, a photoresist mask is photolithographically defined on the top surface of the thin film structure (block 10 of FIG. 1). The film structure at this stage of the process is shown in Figure 2A. The thin film structure of FIG. 2A comprises an antireflective coating 12 covered by a photoresist layer 14 deposited in the step of block 10 of FIG. 1 , the photoresist layer 14 having photolithographically defined apertures 14a. A silicon dioxide-containing dielectric layer 16 is positioned below the antireflective coating 12, a layer of organosilicate glass 18 is positioned below the dielectric layer 16, and a thick porous organosilicate glass layer 20 (low-k dielectric material) is positioned over the organosilicate glass layer 18 below. A thin diffusion barrier layer 22 underlies the porous organosilicate glass layer 20 and is composed of a low-k dielectric material, such as nitrogen-doped silicon carbide, that prevents or blocks the diffusion of copper atoms. A copper wire 24 surrounded by an oxide layer 26 is located below the barrier layer 22 .

在下一步骤(图1的方框30)中,氟碳或氟烃处理气体流入反应器室,同时施加等离子体RF源功率和等离子体RF偏置功率,以在相对低的室压力(例如,mTorr量级)下形成等离子体。在室中保持此条件,直到穿过图2B的薄膜结构向下至阻挡层22的顶表面开设通孔32。图2B示出了图1的方框30的步骤完成后的薄膜结构。在图1的方框30的蚀刻步骤中,部分处理气体形成简单(高氟含量)的氟碳蚀刻剂物质,用于形成通孔32(图2B)。同时,形成了其它富含碳的氟碳物质,该物质在光刻胶层14的顶表面上聚积成聚合物层34(图2B)并在反应器室的内表面上聚积成聚合物层(图2B中未示出)。In the next step (block 30 of FIG. 1 ), a fluorocarbon or fluorocarbon process gas is flowed into the reactor chamber while plasma RF source power and plasma RF bias power are applied to operate at relatively low chamber pressures (e.g., mTorr level) to form a plasma. This condition is maintained in the chamber until a via 32 is opened through the thin film structure of FIG. 2B down to the top surface of barrier layer 22 . FIG. 2B shows the film structure after the step of block 30 in FIG. 1 is completed. During the etch step of block 30 of FIG. 1, a portion of the process gas forms a simple (high fluorine content) fluorocarbon etchant species for forming via holes 32 (FIG. 2B). Simultaneously, other carbon-rich fluorocarbon species are formed, which accumulate as a polymer layer 34 on the top surface of the photoresist layer 14 (FIG. 2B) and as a polymer layer on the interior surface of the reactor chamber ( not shown in Figure 2B).

在图1的方框40中,在去除光刻胶层14之前进行如下步骤:从反应器室内表面去除含氟聚合物,而不损坏或去除易损的薄阻挡层22。这如下实现:去除晶片上的偏置功率,然后用氨气替代反应器室中的氟碳或氟烃处理气体。等离子体RF功率源将氨充分分解,以使来自氨处理气体的氢与室内表面上的聚合物中的氟和碳原子反应,从而将聚合物从那些表面去除。晶片上的RF偏置功率被设定为零(或足够接近零),从而避免由氨气产生的等离子体向下达到窄通孔而侵蚀薄阻挡层22。结果,该步骤可进行足够长的时间以确保聚积的聚合物从内部室表面彻底去除。In block 40 of FIG. 1 , prior to removal of the photoresist layer 14 , the step of removing the fluoropolymer from the reactor chamber surfaces without damaging or removing the fragile thin barrier layer 22 is performed. This is accomplished by removing the bias power on the wafer and then replacing the fluorocarbon or fluorocarbon process gas in the reactor chamber with ammonia. The plasma RF power source decomposes the ammonia sufficiently that the hydrogen from the ammonia treatment gas reacts with the fluorine and carbon atoms in the polymer on surfaces within the chamber, thereby removing the polymer from those surfaces. The RF bias power on the wafer is set to zero (or close enough to zero) to prevent the ammonia-generated plasma from reaching down the narrow vias and eroding the thin barrier layer 22 . As a result, this step can be performed long enough to ensure complete removal of accumulated polymer from interior chamber surfaces.

在图1的方框42中,在去除光刻胶层14之前进行另一个步骤:从光刻胶层14的顶表面去除含氟聚合物层34,而不损坏或去除通孔32底部的易损且薄的阻挡层22。这如下实现:去除RF源功率并对晶片施加RF偏置功率。此外,在反应器室内建立由氧和一氧化碳组成并且不含任何含氢或含氟化合物的处理气体环境。例如,当方框40和42的步骤的进行顺序可以颠倒时,如果方框42的步骤在方框40的步骤之后进行,则合适的处理气体环境如下建立:完全去除氨处理气体,去除RF等离子体源功率,将氧和一氧化碳流入反应器室,并对晶片施加RF等离子体偏置功率。缺少RF等离子体源功率,这限制(或防止)了氧分子的分解。未分解的氧不侵蚀薄阻挡层22,而是侵蚀光刻胶层14表面上的聚合物层34。氧与聚合物层34的反应去除了聚合物层34,从而得到图2C所示的结构,同时在等离子体中产生一些会侵蚀易损的阻挡层22的高反应性(低碳含量)的含氟碳物质。处理气体中存在的一氧化碳原子防止了这种侵蚀。一氧化碳原子反应迅速,与此步骤中产生的低碳含量反应性物质结合,将这种反应性物质转化成不侵蚀易损的阻挡层22的更具惰性的富含碳的氟碳物质。In block 42 of FIG. 1 , another step is performed prior to removing the photoresist layer 14: removing the fluoropolymer layer 34 from the top surface of the photoresist layer 14 without damaging or removing the easily accessible material at the bottom of the via 32. Damaged and thin barrier layer 22. This is accomplished by removing RF source power and applying RF bias power to the wafer. Furthermore, a process gas environment consisting of oxygen and carbon monoxide and free of any hydrogen- or fluorine-containing compounds is established within the reactor chamber. For example, while the order in which the steps of blocks 40 and 42 are performed can be reversed, if the step of block 42 is performed after the step of block 40, a suitable process gas environment is established as follows: complete removal of ammonia process gas, removal of RF plasma Source power, flow oxygen and carbon monoxide into the reactor chamber, and apply RF plasma bias power to the wafer. The lack of RF plasma source power limits (or prevents) the decomposition of oxygen molecules. The undecomposed oxygen does not attack the thin barrier layer 22 but attacks the polymer layer 34 on the surface of the photoresist layer 14 . The reaction of oxygen with polymer layer 34 removes polymer layer 34, resulting in the structure shown in FIG. 2C, while generating in the plasma some highly reactive (low carbon content) containing Fluorocarbons. The presence of carbon monoxide atoms in the process gas prevents this attack. The carbon monoxide atoms react rapidly, combining with the low carbon content reactive species produced in this step, converting this reactive species into a more inert carbon-rich fluorocarbon species that does not attack the vulnerable barrier layer 22 .

在最终步骤(图1的方框46)中,在相同的处理室中去除光刻胶层14。方框46的光刻胶剥离或去除步骤通常如下进行:去除氧和一氧化碳处理气体,引入氨气,对反应器顶部电极施加RF等离子体源功率,对晶片施加RF等离子体偏置功率。由于所有的含氟沉积物已从室内表面和晶片本身去除,因此等离子体环境不含氟,从而使此最后步骤(光刻胶去除)中释放的氢无法损坏暴露的阻挡层22。这个步骤也去除抗反射涂层12。方框46的光刻胶去除步骤进行足够的时间以确保光刻胶去除,并且得到图2D所示的薄膜结构。In the final step (block 46 of FIG. 1 ), the photoresist layer 14 is removed in the same process chamber. The photoresist stripping or removal step of block 46 is typically performed by removing oxygen and carbon monoxide process gases, introducing ammonia gas, applying RF plasma source power to the top electrode of the reactor, and applying RF plasma bias power to the wafer. Since all fluorine-containing deposits have been removed from the chamber surfaces and the wafer itself, the plasma environment is fluorine-free so that the hydrogen released in this final step (photoresist removal) cannot damage the exposed barrier layer 22 . This step also removes the antireflection coating 12 . The photoresist removal step of block 46 is performed for a sufficient time to ensure photoresist removal and result in the thin film structure shown in FIG. 2D.

在我们已经进行的图1的工艺的实验中发现,阻挡层22的材料损失为2nm或更小,这是可忽略的量,因此可允许晶片上的特征尺寸减小至45nm。In experiments we have performed with the process of Fig. 1 it was found that the material loss of the barrier layer 22 was 2nm or less, which is a negligible amount, thus allowing feature sizes on the wafer to be reduced to 45nm.

图3示出了一种用于进行图1的工艺的等离子体反应器。图3的反应器具有由柱形侧壁105和盘形室顶电极110限定的真空室100。支撑晶片120的静电卡盘115包括具有耦合至DC卡盘电压源135的内部电极130的绝缘体层125。RF等离子体偏置功率发生器140通过阻抗匹配元件145和绝缘电容器150耦合至电极130。VHF(例如162MHz)RF源功率发生器155通过阻抗匹配元件162耦合至室顶电极110。该阻抗匹配元件可以是在VHF发生器155的频率附近共振的共轴调谐短截线,电极110具有与室100中的等离子体在VHF发生器155的频率附近形成共振的电抗,如2003年3月4日授权的Daniel Hoffman等人的名称为“PLASMA REACTIONWITH OVERHEAD RF ELECTRODE TUNED TO THE PLASMA”的美国专利No.6528751(转让给本申请人)中所公开,通过引用将其公开内容结合在本文中。室顶电极110也是气体分布喷头。处理气体通过室顶电极110中的气体分布孔的内侧区160和气体分布孔的外侧区165流入室100中。气体板170提供选定的处理气体并在内侧区160与外侧区165之间分配气体流。内侧和外侧电磁体180、185按照由DC电流源190对其施加的DC电流来控制室100内的等离子体离子密度分布。由节流阀205调节的真空泵200在室100中建立期望的真空室压力。用一组指令196对主控制器195编程以执行图1所示类型的工艺序列,并为此目的控制气体板170、DC磁电流源190、VHF源功率发生器155、RF偏置功率发生器140和节流阀205的操作。在此情况下,对主控制器195编程的指令组196如下:(1)从气体板170供给氟碳处理气体,施加偏置和源功率以蚀刻穿过低k电介质层的通孔;(2)施加源功率,关闭偏置功率并用来自气体板170的氨气填充该室,以从内部室表面去除聚积的聚合物;(3)施加偏置功率,关闭源功率并用来自气体板170的氧气和一氧化碳处理气体填充该室,以从晶片去除沉积的聚合物;以及(4)从晶片去除光刻胶。FIG. 3 shows a plasma reactor for carrying out the process of FIG. 1 . The reactor of FIG. 3 has a vacuum chamber 100 defined by cylindrical sidewalls 105 and a disc-shaped chamber top electrode 110 . An electrostatic chuck 115 supporting a wafer 120 includes an insulator layer 125 having an inner electrode 130 coupled to a DC chuck voltage source 135 . RF plasma bias power generator 140 is coupled to electrode 130 through impedance matching element 145 and insulating capacitor 150 . A VHF (eg, 162 MHz) RF source power generator 155 is coupled to the roof electrode 110 through an impedance matching element 162 . The impedance matching element may be a coaxially tuned stub that resonates near the frequency of the VHF generator 155, and the electrode 110 has a reactance that resonates with the plasma in the chamber 100 near the frequency of the VHF generator 155, as described in 2003 3 Disclosed in U.S. Patent No. 6,528,751 (assigned to the applicant) entitled "PLASMA REACTION WITH OVERHEAD RF ELECTRODE TUNED TO THE PLASMA" by Daniel Hoffman et al., granted on April 4, the disclosure of which is incorporated herein by reference . The roof electrode 110 is also a gas distribution showerhead. The process gas flows into the chamber 100 through the inner region 160 of the gas distribution holes in the chamber top electrode 110 and the outer region 165 of the gas distribution holes. The gas plate 170 provides selected process gases and distributes the gas flow between the inner zone 160 and the outer zone 165 . The inner and outer electromagnets 180 , 185 control the plasma ion density distribution within the chamber 100 in accordance with the DC current applied thereto by the DC current source 190 . A vacuum pump 200 , regulated by a throttle valve 205 , establishes the desired vacuum chamber pressure in chamber 100 . The main controller 195 is programmed with a set of instructions 196 to perform a process sequence of the type shown in FIG. 1 and to this end controls the gas panel 170, the DC magnetic current source 190, the VHF source power generator 155, the RF bias power generator 140 and throttle valve 205 operation. In this case, the command set 196 programmed to the main controller 195 is as follows: (1) supply fluorocarbon process gas from the gas plate 170, apply bias and source power to etch vias through the low-k dielectric layer; (2) ) apply source power, turn off bias power and fill the chamber with ammonia gas from gas panel 170 to remove accumulated polymer from interior chamber surfaces; (3) apply bias power, turn off source power and fill the chamber with oxygen gas from gas panel 170 and carbon monoxide process gas to fill the chamber to remove deposited polymer from the wafer; and (4) remove photoresist from the wafer.

在一个可行的实施例中,进行图1的方框40的步骤的条件如下:到喷头或室顶电极110的氨流率为300sccm,VHF发生器的源功率为400W,室压力为10mT,内侧区160与外侧区165的流率之比为1.35,仅施加到内侧电磁体的DC电流为14A,该步骤的处理时间为30s。进行方框42的步骤的条件如下:氧气流率为100sccm,一氧化碳气体为50sccm,源功率为0,RF偏置功率为100W(使用2MHz和13.56MHz的源),室压力为5mT,内侧与外侧区流率之比为1.35,仅施加到内侧电磁体的DC电流为14A,该步骤的处理时间为60s。In a feasible embodiment, the conditions for performing the step of block 40 in Fig. 1 are as follows: the flow rate of ammonia to the shower head or chamber top electrode 110 is 300 sccm, the source power of the VHF generator is 400W, the chamber pressure is 10mT, and the inside The ratio of the flow rate of zone 160 to the outer zone 165 was 1.35, the DC current applied to the inner electromagnet only was 14A, and the processing time of this step was 30s. The conditions for performing the steps of box 42 are as follows: oxygen flow rate 100 sccm, carbon monoxide gas 50 sccm, source power 0, RF bias power 100 W (using 2 MHz and 13.56 MHz sources), chamber pressure 5 mT, inner and outer The ratio of the zone flow rate is 1.35, the DC current applied only to the inner electromagnet is 14A, and the processing time of this step is 60s.

尽管上文通过优选实施方式具体描述了本发明,但应当理解,在不脱离本发明的实质精神和范围的前提下,可以对本发明进行改变和改进。Although the present invention has been specifically described by preferred embodiments, it should be understood that changes and improvements can be made to the present invention without departing from the true spirit and scope of the present invention.

Claims (14)

1.一种用于工件的等离子体蚀刻工艺,所述工件具有在所述蚀刻工艺中暴露的低介电常数薄膜,所述工艺包括:1. A plasma etching process for a workpiece having a low dielectric constant film exposed in the etching process, the process comprising: 在所述工件的顶表面上形成光刻胶掩膜,所述掩膜包括限定待蚀刻的孔位置的开口;forming a photoresist mask on the top surface of the workpiece, the mask including openings defining hole locations to be etched; 将所述工件放置在等离子体反应器室中;placing the workpiece in a plasma reactor chamber; 如下进行蚀刻步骤:将包含氟碳物质的聚合蚀刻处理气体引入所述室,并将RF等离子体源功率和RF等离子体偏置功率耦合到所述室中,以生成如下物质的等离子体:(a)用于蚀刻与所述光刻胶掩膜中的所述开口对齐的所述工件中的孔的蚀刻物质,和(b)在所述蚀刻步骤中在所述光刻胶掩膜的顶表面上聚积成聚合物层并在反应器室的内表面上聚积成聚合物层的聚合物质;The etching step was performed by introducing a polymeric etch process gas comprising a fluorocarbon species into the chamber, and coupling RF plasma source power and RF plasma bias power into the chamber to generate a plasma of: ( a) an etching substance used to etch holes in the workpiece aligned with the openings in the photoresist mask, and (b) during the etching step on top of the photoresist mask polymeric substances accumulating as polymer layers on surfaces and as polymer layers on interior surfaces of the reactor chamber; 在去除所述光刻胶掩膜之前:Before removing the photoresist mask: (a)从包括所述室的室顶的室表面去除包括所述聚合物层的残余物,这如下实现:将RF等离子体源功率耦合到所述室中,同时不将RF等离子体偏置功率耦合到所述室中,并将氨引入所述室中,直到所述残余物被从所述室表面去除;(a) removing residues comprising the polymer layer from chamber surfaces comprising the ceiling of the chamber, which is accomplished by coupling RF plasma source power into the chamber without biasing the RF plasma power is coupled into the chamber and ammonia is introduced into the chamber until the residue is removed from the chamber surfaces; (b)从所述光刻胶掩膜的表面去除所述聚合物层,这如下实现:将RF等离子体偏置功率耦合到所述室中,同时不将RF等离子体源功率耦合到所述室中,并将包含氧气和一氧化碳的处理气体引入所述室中,直到所述聚合物层被从所述光刻胶的表面去除;和(b) removing the polymer layer from the surface of the photoresist mask, which is accomplished by coupling RF plasma bias power into the chamber while not coupling RF plasma source power into the chamber, and introducing a process gas comprising oxygen and carbon monoxide into the chamber until the polymer layer is removed from the surface of the photoresist; and 将所述光刻胶从所述工件剥离。The photoresist is stripped from the workpiece. 2.如权利要求1的工艺,其中,在所述蚀刻步骤和从室表面去除残余物的步骤中,将RF等离子体源功率耦合到所述室的步骤包括通过所述工件上方的所述室的室顶电极来电容耦合RF功率。2. The process of claim 1 wherein, during the etching step and the step of removing residue from chamber surfaces, the step of coupling RF plasma source power to the chamber includes passing through the chamber above the workpiece The top electrode of the chamber capacitively couples the RF power. 3.如权利要求2的工艺,其中,在所述蚀刻步骤和从所述光刻胶掩膜去除所述聚合物层的步骤中,施加RF等离子体偏置功率的步骤包括将HF和LF功率中的至少一种耦合至所述工件。3. The process of claim 2 wherein, during said etching step and step of removing said polymer layer from said photoresist mask, the step of applying RF plasma bias power comprises switching HF and LF power At least one of is coupled to the workpiece. 4.如权利要求2的工艺,其中,所述RF等离子体源功率为50-300MHz的VHF频率。4. The process of claim 2, wherein said RF plasma source power is at a VHF frequency of 50-300 MHz. 5.如权利要求4的工艺,其中,所述RF等离子体源功率为约162MHz。5. The process of claim 4, wherein the RF plasma source power is about 162 MHz. 6.如权利要求3的工艺,其中,所述RF等离子体偏置功率包括约13.56MHz的HF部分和约2MHz的LF部分。6. The process of claim 3, wherein the RF plasma bias power comprises an HF portion of approximately 13.56 MHz and an LF portion of approximately 2 MHz. 7.如权利要求1的工艺,其中,剥离所述光刻胶的步骤包括:将RF等离子体源功率和RF等离子体偏置功率耦合到所述室中,并将氨引入所述室,直到所述光刻胶被从所述工件去除。7. The process of claim 1 , wherein the step of stripping the photoresist comprises coupling RF plasma source power and RF plasma bias power into the chamber, and introducing ammonia into the chamber until The photoresist is removed from the workpiece. 8.如权利要求1的工艺,其中,所述氟碳物质包括氟烃物质。8. The process of claim 1, wherein said fluorocarbon species comprises a fluorocarbon species. 9.如权利要求1的工艺,其中,从室表面去除残余物的步骤还包括保持约10mTorr量级的低室压力和约300sccm量级的所述含氨的高流率。9. The process of claim 1 wherein the step of removing residues from chamber surfaces further comprises maintaining a low chamber pressure on the order of about 10 mTorr and a high flow rate of said ammonia containing on the order of about 300 sccm. 10.如权利要求1的工艺,其中,从所述光刻胶去除所述聚合物层的步骤包括保持约5mTorr的低室压力和分别约100sccm的氧流率和50sccm的一氧化碳流率。10. The process of claim 1, wherein the step of removing the polymer layer from the photoresist comprises maintaining a low chamber pressure of about 5 mTorr and an oxygen flow rate of about 100 seem and a carbon monoxide flow rate of about 50 seem, respectively. 11.如权利要求1的工艺,其中,所述低介电常数薄膜是所述工件的其它薄膜层下方的扩散阻挡层,并且其中所述工艺包括在暴露所述扩散阻挡层时停止所述蚀刻步骤。11. The process of claim 1 , wherein said low dielectric constant film is a diffusion barrier layer beneath other film layers of said workpiece, and wherein said process includes stopping said etching when said diffusion barrier layer is exposed step. 12.如权利要求11的工艺,其中,所述其它薄膜层包括低介电常数材料,所述低介电常数材料包括多孔有机硅酸盐玻璃。12. The process of claim 11, wherein said other thin film layer comprises a low dielectric constant material comprising porous organosilicate glass. 13.如权利要求12的工艺,其中,所述扩散阻挡层覆盖在所述工件的金属线上方,并且其中所述扩散阻挡层包括能够阻止材料从包含掺氮碳化硅的所述金属线扩散的低介电常数材料。13. The process of claim 12, wherein said diffusion barrier layer overlies a metal line of said workpiece, and wherein said diffusion barrier layer comprises a material capable of preventing diffusion of material from said metal line comprising nitrogen-doped silicon carbide. low dielectric constant material. 14.一种等离子体蚀刻工艺,包括通过工件上的光刻胶掩膜进行的等离子体蚀刻步骤,所述蚀刻步骤使用在等离子体聚合物质中生成的聚合蚀刻处理气体,所述等离子体聚合物质在蚀刻步骤中在所述光刻胶掩膜的顶表面上聚积成聚合物层并在反应器室的内表面上聚积成聚合物层,所述工艺包括在蚀刻步骤之后且在去除光刻胶掩膜之前进行的以下步骤:14. A plasma etching process comprising a plasma etching step through a photoresist mask on a workpiece, said etching step using a polymerized etch process gas generated in a plasma polymerized substance, said plasma polymerized substance A polymer layer builds up on the top surface of the photoresist mask and on the inner surface of the reactor chamber during the etch step, the process comprising removing the photoresist after the etch step Perform the following steps before masking: (a)从包括所述室的室顶的室表面去除包括所述聚合物层的残余物,这如下实现:将RF等离子体源功率耦合到所述室中,同时不将RF等离子体偏置功率耦合到所述室中,并将氨引入所述室中,直到所述残余物被从所述室表面去除;(a) removing residues comprising the polymer layer from chamber surfaces comprising the ceiling of the chamber, which is accomplished by coupling RF plasma source power into the chamber without biasing the RF plasma power is coupled into the chamber and ammonia is introduced into the chamber until the residue is removed from the chamber surfaces; (b)从所述光刻胶掩膜的表面去除所述聚合物层,这如下实现:将RF等离子体偏置功率耦合到所述室中,同时不将RF等离子体源功率耦合到所述室中,并将包含氧气和一氧化碳的处理气体引入所述室中,直到所述聚合物层被从所述光刻胶的表面去除。(b) removing the polymer layer from the surface of the photoresist mask, which is accomplished by coupling RF plasma bias power into the chamber while not coupling RF plasma source power into the chamber, and a process gas comprising oxygen and carbon monoxide is introduced into the chamber until the polymer layer is removed from the surface of the photoresist.
CN2007800102874A 2006-03-24 2007-03-19 Plasma etch and photoresist strip process with chamber de-fluorination and wafer de-fluorination steps Expired - Fee Related CN101448580B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/388,363 US7244313B1 (en) 2006-03-24 2006-03-24 Plasma etch and photoresist strip process with intervening chamber de-fluorination and wafer de-fluorination steps
US11/388,363 2006-03-24
PCT/US2007/006955 WO2007111893A2 (en) 2006-03-24 2007-03-19 Plasma etch and photoresist strip process with intervening chamber de-fluorination and wafer de-fluorination steps

Publications (2)

Publication Number Publication Date
CN101448580A CN101448580A (en) 2009-06-03
CN101448580B true CN101448580B (en) 2011-02-23

Family

ID=38235554

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007800102874A Expired - Fee Related CN101448580B (en) 2006-03-24 2007-03-19 Plasma etch and photoresist strip process with chamber de-fluorination and wafer de-fluorination steps

Country Status (6)

Country Link
US (1) US7244313B1 (en)
EP (1) EP1999784A4 (en)
JP (1) JP4825911B2 (en)
KR (1) KR101032831B1 (en)
CN (1) CN101448580B (en)
WO (1) WO2007111893A2 (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7510976B2 (en) * 2006-04-21 2009-03-31 Applied Materials, Inc. Dielectric plasma etch process with in-situ amorphous carbon mask with improved critical dimension and etch selectivity
CN102097360B (en) * 2009-12-10 2016-08-03 中芯国际集成电路制造(上海)有限公司 The method of etching connection hole
CN102125921B (en) * 2010-01-20 2012-09-05 常州瑞择微电子科技有限公司 Transmission method of optical mask in cleaning process
JP5600447B2 (en) * 2010-03-05 2014-10-01 株式会社日立ハイテクノロジーズ Plasma etching method
US9318341B2 (en) 2010-12-20 2016-04-19 Applied Materials, Inc. Methods for etching a substrate
US9190316B2 (en) * 2011-10-26 2015-11-17 Globalfoundries U.S. 2 Llc Low energy etch process for nitrogen-containing dielectric layer
CN104882389B (en) * 2014-02-28 2017-12-26 无锡华润上华科技有限公司 A kind of semiconductor devices method for measurement
CN105152795B (en) * 2015-10-23 2018-11-06 武汉工程大学 Blending and modifying silica lotion coating Diammonium phosphate (DAP) slow-release compound fertilizer and preparation method thereof
CN106356415B (en) * 2016-12-02 2018-06-29 武汉新芯集成电路制造有限公司 The production method of back metal grid
CN110998788B (en) * 2017-08-01 2024-08-23 应用材料公司 Metal oxide post-treatment methods
US10872761B2 (en) * 2018-06-25 2020-12-22 Mattson Technology Inc. Post etch defluorination process
CN113031409B (en) * 2021-03-03 2024-12-31 苏州子山半导体科技有限公司 A method for removing polyimide photoresist in the manufacture of vanadium oxide thermal imaging chips
CN120814029A (en) * 2023-03-24 2025-10-17 东京毅力科创株式会社 Plasma processing method and plasma processing apparatus

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6548230B1 (en) * 1998-09-18 2003-04-15 Taiwan Semiconductor Manufacturing Co., Ltd Method for in-situ removal of photoresist and sidewall polymer
US6756087B2 (en) * 1998-12-25 2004-06-29 International Business Machines Corporation Method for removing organic compound by ultraviolet radiation and apparatus therefor
CN1716530A (en) * 2004-06-30 2006-01-04 应用材料有限公司 Method and apparatus for stable plasma processing

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6051505A (en) 1998-03-05 2000-04-18 Taiwan Semiconductor Manufacturing Company Plasma etch method for forming metal-fluoropolymer residue free vias through silicon containing dielectric layers
US6528751B1 (en) 2000-03-17 2003-03-04 Applied Materials, Inc. Plasma reactor with overhead RF electrode tuned to the plasma
US6440864B1 (en) * 2000-06-30 2002-08-27 Applied Materials Inc. Substrate cleaning process
JP3921364B2 (en) * 2001-08-21 2007-05-30 松下電器産業株式会社 Manufacturing method of semiconductor device
JP5038567B2 (en) * 2001-09-26 2012-10-03 東京エレクトロン株式会社 Etching method
JP4326746B2 (en) * 2002-01-07 2009-09-09 東京エレクトロン株式会社 Plasma processing method
US6806038B2 (en) * 2002-07-08 2004-10-19 Lsi Logic Corporation Plasma passivation
JP2004071774A (en) * 2002-08-05 2004-03-04 Tokyo Electron Ltd Plasma processing method using multi-chamber system
US20050101135A1 (en) * 2003-11-12 2005-05-12 Lam Research Corporation Minimizing the loss of barrier materials during photoresist stripping
US7638440B2 (en) 2004-03-12 2009-12-29 Applied Materials, Inc. Method of depositing an amorphous carbon film for etch hardmask application
KR100704470B1 (en) 2004-07-29 2007-04-10 주식회사 하이닉스반도체 Method for manufacturing semiconductor device using amorphous carbon film as sacrificial hard mask
KR100632473B1 (en) * 2004-08-03 2006-10-09 삼성전자주식회사 Method for manufacturing dual damascene wiring of microelectronic devices using a basic material diffusion barrier film
US7288488B2 (en) * 2005-05-10 2007-10-30 Lam Research Corporation Method for resist strip in presence of regular low k and/or porous low k dielectric materials
US8404594B2 (en) 2005-05-27 2013-03-26 Freescale Semiconductor, Inc. Reverse ALD

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6548230B1 (en) * 1998-09-18 2003-04-15 Taiwan Semiconductor Manufacturing Co., Ltd Method for in-situ removal of photoresist and sidewall polymer
US6756087B2 (en) * 1998-12-25 2004-06-29 International Business Machines Corporation Method for removing organic compound by ultraviolet radiation and apparatus therefor
CN1716530A (en) * 2004-06-30 2006-01-04 应用材料有限公司 Method and apparatus for stable plasma processing

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
CN 1716530 A,全文.
US 2004/0005517 A1,全文.

Also Published As

Publication number Publication date
JP4825911B2 (en) 2011-11-30
EP1999784A4 (en) 2010-05-19
KR20090026253A (en) 2009-03-12
JP2009530861A (en) 2009-08-27
CN101448580A (en) 2009-06-03
KR101032831B1 (en) 2011-05-06
EP1999784A2 (en) 2008-12-10
WO2007111893A3 (en) 2009-01-08
US7244313B1 (en) 2007-07-17
WO2007111893A2 (en) 2007-10-04

Similar Documents

Publication Publication Date Title
CN101448580B (en) Plasma etch and photoresist strip process with chamber de-fluorination and wafer de-fluorination steps
CN100358107C (en) Method for plasma etching organic anti-reflection coating
KR101029947B1 (en) Methods for Improving Plasma Etching Performance
KR101588909B1 (en) Fabrication of a silicon structure and deep silicon etch with profile control
US7977390B2 (en) Method for plasma etching performance enhancement
US5399237A (en) Etching titanium nitride using carbon-fluoride and carbon-oxide gas
CN1814857B (en) Method for sputtering a protective coating on a semiconductor substrate
US6991739B2 (en) Method of photoresist removal in the presence of a dielectric layer having a low k-value
US20080182422A1 (en) Methods of etching photoresist on substrates
KR101075045B1 (en) Methods for Improving Plasma Etching Performance
KR20150018592A (en) Hardmask open and etch profile control with hardmask open
US11335565B2 (en) Systems and methods to form airgaps
KR20070104589A (en) Low pressure removal of photoresist and etching residue
US6967171B2 (en) Insulation film etching method
US8404596B2 (en) Plasma ashing method
US20240290623A1 (en) Processing methods to improve etched silicon-and-germanium-containing material surface roughness
WO2006057236A1 (en) Substrate processing method and method for manufacturing semiconductor device
US7041230B2 (en) Method for selectively etching organosilicate glass with respect to a doped silicon carbide
US20240282585A1 (en) Treatments to improve etched silicon-and-germanium-containing material surface roughness

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110223

Termination date: 20150319

EXPY Termination of patent right or utility model