[go: up one dir, main page]

CN101409278B - Flat panel display and integrated circuit chip for display - Google Patents

Flat panel display and integrated circuit chip for display Download PDF

Info

Publication number
CN101409278B
CN101409278B CN2008101781563A CN200810178156A CN101409278B CN 101409278 B CN101409278 B CN 101409278B CN 2008101781563 A CN2008101781563 A CN 2008101781563A CN 200810178156 A CN200810178156 A CN 200810178156A CN 101409278 B CN101409278 B CN 101409278B
Authority
CN
China
Prior art keywords
integrated circuit
color
circuit chip
short
sides
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2008101781563A
Other languages
Chinese (zh)
Other versions
CN101409278A (en
Inventor
许胜凯
杨智翔
谢孟颖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AUO Corp
Original Assignee
AU Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AU Optronics Corp filed Critical AU Optronics Corp
Priority to CN2008101781563A priority Critical patent/CN101409278B/en
Publication of CN101409278A publication Critical patent/CN101409278A/en
Application granted granted Critical
Publication of CN101409278B publication Critical patent/CN101409278B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

The invention provides a flat panel display and an integrated circuit chip for display, wherein a glass substrate of the flat panel display is suitable for arranging an integrated circuit chip, the integrated circuit chip is provided with two opposite long sides and two opposite short sides, and the glass substrate comprises a display area and a plurality of wires; the display area is provided with a plurality of display elements; the plurality of wires are electrically coupled between the integrated circuit chip and the display area so as to output a signal provided by the integrated circuit chip to the display area; the integrated circuit chip comprises a plurality of output pins which are positioned at the two long edges so as to enable the output pins to be electrically coupled with one of the wires respectively. The invention also provides a display integrated circuit chip which is used for inputting and outputting a first color, a second color and a third color.

Description

The integrated circuit (IC) chip of flat-panel screens and demonstration usefulness
Technical field
The invention relates to a kind of flat-panel screens, and particularly relevant for a kind of glass substrate and a kind of integrated circuit (IC) chip that shows usefulness of flat-panel screens.
Background technology
Flat-panel screens, for example LCD, plasma display panel etc., have high image quality, volume is little, in light weight and advantage such as applied range, therefore be widely used in consumption electronic products such as mobile phone, notebook computer, console display and TV, and replaced traditional cathode-ray tube display gradually and become the main flow of display.
Referring to Fig. 1, the glass substrate 10 of known a kind of flat-panel screens is applicable to a plurality of grid-driving integrated circuit chips 12 and a plurality of source electrode driven integrated circuit chips 14 are set.Glass substrate 10 comprises: a viewing area 11 (shown in frame of broken lines among Fig. 1), many first lead 13a and many second lead 13b.Viewing area 11 is provided with a plurality of (only showing one among Fig. 1 as an example) display element P, many gate control lines GL (only showing among Fig. 1 that a conduct for example) and many data wire DL (only showing among Fig. 1 that a conduct for example), display element P is electrically coupled to gate control lines GL and data wire DL.Many first lead 13a are electrically coupled between the output connecting pin (not showing among Fig. 1) and viewing area 11 of grid-driving integrated circuit chip 12, and the grid control signal that provides with the output connecting pin with grid-driving integrated circuit chip 12 exports viewing area 11 to; Many second lead 13b are electrically coupled between the output connecting pin (not showing among Fig. 1) and viewing area 11 of source electrode driven integrated circuit chip 14, and the data-signal that provides with the output connecting pin with source electrode driven integrated circuit chip 14 exports viewing area 11 to.Grid-driving integrated circuit chip 12 comprises respectively that with source electrode driven integrated circuit chip 14 a plurality of sides and its output connecting pin all concentrate on the place, a long limit of a plurality of sides, cause the length of integrated circuit (IC) chip long and cause the chip area waste, correspondingly the area size that occupies on glass substrate 10 is also relatively large, and this is to cause to hinder more miniaturization of glass substrate 10, light-weighted reason.
Summary of the invention
Purpose of the present invention is exactly in that a kind of flat-panel screens is provided, and can realize more miniaturization and lightweight.
A further object of the present invention provides a kind of integrated circuit (IC) chip that shows usefulness, can realize effective utilization of chip area.
Other purposes of the present invention and advantage can be further understood from the disclosed technical characterictic of the present invention.
For reaching one of above-mentioned or partly or entirely purpose or other purposes, one embodiment of the invention proposes a kind of flat-panel screens, the glass substrate that comprises a flat-panel screens, be applicable to an integrated circuit (IC) chip to be set and integrated circuit (IC) chip comprises a plurality of sides, glass substrate comprises: a viewing area and many leads; The viewing area is provided with a plurality of display elements; Many lead is electrically coupled between integrated circuit (IC) chip and the viewing area, exports the viewing area to the signal that integrated circuit (IC) chip is provided.Wherein, a plurality of sides of integrated circuit (IC) chip comprise relative two long limits and two relative minor faces, and integrated circuit (IC) chip locates a plurality of output connecting pins are set on two long limits so that a plurality of output connecting pin respectively with one of many leads electric property coupling.
In one embodiment of this invention, above-mentioned integrated circuit (IC) chip more is provided with above-mentioned output connecting pin at two minor face places.
For reaching one of above-mentioned or partly or entirely purpose or other purposes, yet another embodiment of the invention proposes another flat-panel screens, the glass substrate that comprises a flat-panel screens, be applicable to one first type drive integrated circult chip and one second type drive integrated circult chip are set, glass substrate comprises: a viewing area, many first leads and many second leads.The viewing area is provided with a plurality of display elements; Many first leads are electrically coupled between the first type drive integrated circult chip and the viewing area, provide to the viewing area with the one first type signal of respectively the first type drive integrated circult chip being exported, and the first type signal is to provide similar function to a plurality of display elements; Many second leads are electrically coupled between the second type drive integrated circult chip and the viewing area, provide to the viewing area with the one second type signal of respectively the second type drive integrated circult chip being exported, and the second type signal is to provide similar function to a plurality of display elements.Wherein, the first type drive integrated circult chip comprises a plurality of sides, and the two place at least in a plurality of side is provided with a plurality of output connecting pins, so that a plurality of output connecting pin electric property coupling one of bar first lead at the most respectively.
In one embodiment of this invention, the first above-mentioned type drive integrated circult chip comprises source electrode driven integrated circuit chip or grid-driving integrated circuit chip.
In one embodiment of this invention, a plurality of sides of the first above-mentioned type drive integrated circult chip comprise two long limits that are oppositely arranged and two minor faces that are oppositely arranged; A plurality of output connecting pins are can be arranged at one of two places, long limits or two long limits and one of one of two minor face places or two long limits and two minor faces are located.
For reaching one of above-mentioned or partly or entirely purpose or other purposes, further embodiment of this invention proposes a kind of demonstration integrated circuit (IC) chip, in order to import and to export one first color, one second color and one the 3rd color, integrated circuit (IC) chip comprises: a plurality of sides, a plurality of output connecting pin, two the first color short-circuit lines, one second color short-circuit line and one the 3rd color short-circuit lines.A plurality of output connecting pins are arranged at the two place at least in a plurality of sides respectively, and a plurality of output connecting pins are exported one of first color, second color and the 3rd color respectively; Article two, the first color short-circuit line is set in parallel in the integrated circuit (IC) chip to be electrically coupled in a plurality of output connecting pins in order to export one first pressure point group of first color; The second color short-circuit line is set in parallel between two the first color short-circuit lines, in a plurality of output connecting pins of the second color short-circuit line electric property coupling in order to export one second pressure point group of second color; The 3rd color short-circuit line is set in parallel between two the first color short-circuit lines, and the 3rd color short-circuit line is electrically coupled in a plurality of output connecting pins in order to export one the 3rd pressure point group of the 3rd color.Wherein, do not cross over the second color short-circuit line and the 3rd color short-circuit line in order to two the first color short-circuit lines of electric property coupling and the first pressure point group's lead.
In one embodiment of this invention, a plurality of sides of the integrated circuit (IC) chip of above-mentioned demonstration usefulness comprise two long limit and two minor faces; A plurality of output connecting pins are can be arranged at one of two places, long limits or two long limits and one of one of two minor face places or two long limits and two minor faces are located.
The present invention is arranged at the place of dual side-edge at least in its a plurality of sides by the output connecting pin with integrated circuit (IC) chip, causes integrated circuit (IC) chip to overcome in the background technology because of output connecting pin all concentrates on a long limit
Description of drawings
Fig. 1 is the circuit structure diagram of the glass substrate of known a kind of flat-panel screens.
Fig. 2 is the circuit structure diagram of the glass substrate of a kind of flat-panel screens of embodiment of the invention proposition.
Fig. 3 is an enlarged diagram of grid-driving integrated circuit chip shown in Figure 2.
Circuit framework figure when Fig. 4 adopts cascade to couple for a plurality of grid-driving integrated circuit chips shown in Figure 2.
Fig. 5 is the circuit framework figure of a plurality of grid-driving integrated circuit chip shown in Figure 2 when adopting coupled in parallel.
Fig. 6 is an enlarged diagram of another grid-driving integrated circuit chip of embodiment of the invention proposition.
Fig. 7 is an enlarged diagram of source electrode driven integrated circuit chip shown in Figure 2.
Circuit framework figure when Fig. 8 adopts cascade to couple for a plurality of source electrode driven integrated circuit chips shown in Figure 2.
Fig. 9 is the circuit framework figure of a plurality of source electrode driven integrated circuit chip shown in Figure 2 when adopting coupled in parallel.
Figure 10 is an enlarged diagram of another source electrode driven integrated circuit chip of embodiment of the invention proposition.
Drawing reference numeral:
10,20: the glass substrate of flat-panel screens
11,21: the viewing area
12,22: the grid-driving integrated circuit chip
13a, 23a: first lead
13b, 23b: second lead
14,24: the source electrode driven integrated circuit chip
31a, 31b, 41a, 41b: printed circuit board (PCB)
32a, 32b, 42a, 42b: flexible circuit board
220,240: output connecting pin
241: the first pins
242: the second pins
243: the three pins
245: the first color short-circuit lines
246: the second color short-circuit lines
247: the three color short-circuit lines
DL: data wire
GL: gate control lines
P: display element
Embodiment
For above-mentioned and other purposes, feature and advantage of the present invention can be become apparent, preferred embodiment cited below particularly, and cooperate institute's accompanying drawing, be described in detail below.
Referring to Fig. 2, the glass substrate 20 of a kind of flat-panel screens that the embodiment of the invention proposes is applicable to a plurality of grid-driving integrated circuit chips 22 and a plurality of source electrode driven integrated circuit chips 24 are set.Glass substrate 20 comprises: a viewing area 21 (shown in frame of broken lines among Fig. 2), many first lead 23a and many second lead 23b.Viewing area 21 is provided with a plurality of (only showing one among Fig. 2 as an example) display element P, many (only showing among Fig. 2 that a conduct is for example) gate control lines GL and many (only showing among Fig. 2 that a conduct is for example) data wire DL, display element P electric property coupling gate control lines GL and data wire DL.Many first lead 23a are electrically coupled between four sides and viewing area 21 of grid-driving integrated circuit chip 22, provide to viewing area 21 with the grid control signal of respectively a plurality of output connecting pin of grid-driving integrated circuit chip 22 being exported, provide the grid controlled function a plurality of display element P; Many second lead 23b are electrically coupled between four sides and viewing area 21 of source electrode driven integrated circuit chip 24, provide to viewing area 21 with the data-signal of respectively a plurality of output connecting pin of source electrode driven integrated circuit chip being exported, to a plurality of display element P input image datas.
Referring to Fig. 3, it is an enlarged diagram of grid-driving integrated circuit chip 22 shown in Figure 2.A plurality of output connecting pins 220 of grid-driving integrated circuit chip 22 are arranged on its four side edge, provide to the viewing area 21 with the output grid control signal and by a plurality of first lead 23a with its electric property coupling; Each rectangle frame among Fig. 2 is represented one or more output connecting pins 220.Wherein, four sides comprise two long limit and two minor faces.
Referring to Fig. 4, the circuit framework figure when it adopts cascade to couple for a plurality of grid-driving integrated circuit chips 22 shown in Figure 2.As shown in Figure 4, the printed circuit board (PCB) 31a of an outside provides a control signal and a power supply signal and a flexible circuit board 32a is passed to a plurality of grid-driving integrated circuit chips 22 that cascade couples between printed circuit board (PCB) 31a and the glass substrate 20 by being electrically coupled to.Printed circuit board (PCB) 31a is provided with a time schedule controller and a DC-to-DC converter usually, so that this control signal and power supply signal to be provided respectively.Wherein, time schedule controller and DC-to-DC converter do not illustrate with drawing.
Referring to Fig. 5, it is the circuit framework figure of a plurality of grid-driving integrated circuit chip shown in Figure 2 22 when adopting coupled in parallel.As shown in Figure 5, the printed circuit board (PCB) 31b of an outside provides control signal and power supply signal and is passed to a plurality of grid-driving integrated circuit chips 22 of coupled in parallel respectively by being electrically coupled to a plurality of flexible circuit board 32b between printed circuit board (PCB) 31b and the glass substrate 20.The circuit structure configuration of printed circuit board (PCB) 31b can be identical with the circuit structure configuration of aforementioned printed circuit board (PCB) 31a, do not repeat them here.
Referring to Fig. 6, a plurality of output connecting pins 220 of the grid-driving integrated circuit chip 22 in the embodiment of the invention are not limited to be arranged on its four side edge, it also can only be arranged on place, the long limit of two in four sides as shown in Figure 6, and each rectangle frame among Fig. 6 is represented a plurality of output connecting pins 220; Further, a plurality of output connecting pins 220 also can only be arranged at three side edge in four sides.
Referring to Fig. 7, it finishes the preceding enlarged diagram of holding wire connectivity test for source electrode driven integrated circuit chip 24 shown in Figure 2.A plurality of output connecting pins 240 of source electrode driven integrated circuit chip 24 are arranged on its four side edge, provide to the viewing area 21 by a plurality of first lead 23b with its electric property coupling in the lump with redness (R), green (G) and blue (B) three kinds of colors in the outputting data signals respectively; Each rectangle frame among Fig. 7 represents that 240, four sides of one or more output connecting pins comprise two long limit and two minor faces.A plurality of output connecting pins 240 comprise a plurality of first pins 241, a plurality of second pin 242 and a plurality of the 3rd pin 243; Wherein, a plurality of first pins 241 constitute one first pressure point groups with the redness in output red, green and the three kinds of colors, a plurality of second pins 242 constitute one second pressure point groups with the green in output red, green and the three kinds of colors, and a plurality of the 3rd pins 243 formation one the 3rd pressure point groups are with the blueness in output red, green and the three kinds of colors.
Hold above-mentionedly, the source electrode driven integrated circuit chip 24 among Fig. 7 further comprises two first colors (for example red) short-circuit line 245, one second color (for example green) short-circuit line 246 and one the 3rd color (for example blue) short-circuit line 247.Wherein, two first color short-circuit lines 245 are electrically coupled to the first pressure point group, and the second color short-circuit line 246 is electrically coupled to the second pressure point group, and the 3rd color short-circuit line 247 is electrically coupled to the 3rd pressure point group; The first color short-circuit line 245, the second color short-circuit line 246 and the 3rd color short-circuit line 247 are arranged in parallel, and do not cross over the second color short-circuit line 246 and the 3rd color short-circuit line 247 in order to two the first color short-circuit lines 245 of electric property coupling and the first pressure point group's lead.
Need to prove, after holding wire connectivity test is finished, being connected and will it being cut off between first, second and third color short-circuit line 245,246,247 on the source electrode driven integrated circuit chip 24 and the first, second and third pressure point group by laser cutting.
Referring to Fig. 8, the circuit framework figure when it adopts cascade to couple for a plurality of source electrode driven integrated circuit chips 22 shown in Figure 2.As shown in Figure 8, the printed circuit board (PCB) 41a of an outside provides a power supply signal and a flexible circuit board 42a is passed to a plurality of source electrode driven integrated circuit chips 24 that cascade couples between printed circuit board (PCB) 41a and the glass substrate 20 by being electrically coupled to.Printed circuit board (PCB) 41a is provided with a time schedule controller and a DC-to-DC converter usually, so that this control signal and power supply signal to be provided respectively.Wherein, time schedule controller and DC-to-DC converter do not illustrate with drawing.Printed circuit board (PCB) 41a and printed circuit board (PCB) 31a shown in Figure 3 can be same printed circuit board (PCB).
Referring to Fig. 9, it is the circuit framework figure of a plurality of source electrode driven integrated circuit chip shown in Figure 2 22 when adopting coupled in parallel.As shown in Figure 9, the printed circuit board (PCB) 41b of an outside provides power supply signal and is passed to a plurality of source electrode driven integrated circuit chips 24 of coupled in parallel respectively by being electrically coupled to a plurality of flexible circuit board 42b between printed circuit board (PCB) 41b and the glass substrate 20.The circuit structure configuration of printed circuit board (PCB) 41b can be identical with the circuit structure configuration of aforementioned printed circuit board (PCB) 41a, do not repeat them here.
Referring to Figure 10, a plurality of output connecting pins 240 of the source electrode driven integrated circuit chip 24 in the embodiment of the invention are not limited to be arranged on its four side edge, it also can only be arranged on place, the long limit of two in four sides as shown in figure 10, and each rectangle frame among Figure 10 is represented a plurality of output connecting pins 220; Further, a plurality of output connecting pins 240 also can only be arranged at three side edge for example two minor faces and the place, a long limit in four sides, perhaps a minor face and the place, a long limit in four sides.
Need to prove, grid-driving integrated circuit chip 22 in the embodiment of the invention is not limited to two shown in Fig. 2, it can suitably adjust quantity according to actual needs, and grid-driving integrated circuit chip 22 is not limited to be arranged on the one-sided of glass substrate 20, and it also can be arranged on the bilateral of glass substrate 20.In addition, the source electrode driven integrated circuit chip 24 in the embodiment of the invention is not limited to three shown in Fig. 2, and it can suitably adjust quantity according to actual needs.In addition, first, second and third pressure point group of source electrode driven integrated circuit chip 24 is not limited to difference I/O redness, green and blue as shown in Figure 7, the color of its output can be any in redness, green and blue three kind of three look, as long as the color of its output has nothing in common with each other.
In sum, the present invention is arranged at the place of dual side-edge at least in its a plurality of sides by the output connecting pin with integrated circuit (IC) chip, grow the long defective that causes the chip area waste of length that the limit causes integrated circuit (IC) chip to overcome in the background technology because of output connecting pin all concentrates on one, help the effective utilization and the small-sized of integrated circuit chip area.When being applied to the glass substrate of flat-panel screens, help the more miniaturization and the lightweight of glass substrate.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; any those of ordinary skill in the art; without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention defines and is as the criterion when looking appended claim scope.

Claims (12)

1.一种平面显示器,包括一平面显示器的玻璃基板,其特征在于,所述玻璃基板适用于一第一型驱动集成电路芯片与一第二型驱动集成电路芯片,所述玻璃基板包括:1. A flat panel display, comprising a glass substrate of a flat panel display, wherein said glass substrate is suitable for a first type driver integrated circuit chip and a second type driver integrated circuit chip, said glass substrate comprising: 一显示区域,具有多个显示元件;A display area with multiple display elements; 多条第一导线,电性耦接于所述第一型驱动集成电路芯片与所述显示区域之间,以分别将所述第一型驱动集成电路芯片所输出的一第一型信号提供至所述显示区域中,且所述第一型信号对所述多个显示元件提供同类功能;以及A plurality of first wires are electrically coupled between the first-type driver integrated circuit chip and the display area, so as to respectively provide a first-type signal output by the first-type driver integrated circuit chip to in the display area, and the signal of the first type provides the same function for the plurality of display elements; and 多条第二导线,电性耦接于所述第二型驱动集成电路芯片与所述显示区域之间,以分别将所述第二型驱动集成电路芯片所输出的一第二型信号提供至所述显示区域中,且所述第二型信号对所述多个显示元件提供同类功能,A plurality of second wires are electrically coupled between the second-type driver integrated circuit chip and the display area, so as to respectively provide a second-type signal output by the second-type driver integrated circuit chip to in the display area, and the signal of the second type provides the same function for the plurality of display elements, 其中,所述第一型驱动集成电路芯片具有多个侧边,且包括多个输出接脚位于所述多个侧边中的至少二者处,以使所述多个输出接脚分别电性耦接至所述多条第一导线之一。Wherein, the first-type driver integrated circuit chip has a plurality of sides, and includes a plurality of output pins located on at least two of the plurality of sides, so that the plurality of output pins are electrically connected to each other. coupled to one of the plurality of first wires. 2.如权利要求1所述的平面显示器,其特征在于,所述第一型驱动集成电路芯片包括源极驱动芯片。2. The flat panel display according to claim 1, wherein the first type driver integrated circuit chip comprises a source driver chip. 3.如权利要求1所述的平面显示器,其特征在于,所述第一型驱动集成电路芯片包括栅极驱动芯片。3. The flat panel display according to claim 1, wherein the first type driver integrated circuit chip comprises a gate driver chip. 4.如权利要求1所述的平面显示器,其特征在于,所述多个侧边包括相对设置的两长边及相对设置的两短边。4 . The flat panel display according to claim 1 , wherein the plurality of sides include two opposite long sides and two opposite short sides. 5.如权利要求4所述的平面显示器,其特征在于,所述多个输出接脚设置于所述两长边处。5. The flat panel display as claimed in claim 4, wherein the plurality of output pins are disposed on the two long sides. 6.如权利要求4所述的平面显示器,其特征在于,所述多个输出接脚设置于所述两长边之一及所述两短边处。6. The flat panel display as claimed in claim 4, wherein the plurality of output pins are disposed on one of the two long sides and the two short sides. 7.如权利要求4所述的平面显示器,其特征在于,所述多个输出接脚设置于所述两长边之一及所述两短边之一处。7. The flat panel display as claimed in claim 4, wherein the plurality of output pins are disposed on one of the two long sides and one of the two short sides. 8.一种用于所述权利要求1所述平面显示器的显示集成电路芯片,其特征在于,用以输入及输出一第一颜色、一第二颜色与一第三颜色,所述集成电路芯片包括:8. A display integrated circuit chip for a flat panel display according to claim 1, characterized in that, for inputting and outputting a first color, a second color and a third color, said integrated circuit chip include: 多个侧边;multiple sides; 多个输出接脚,分别设置于所述多个侧边中的至少二者处,所述多个输出接脚分别输出所述第一颜色、所述第二颜色与所述第三颜色之一,并通过与其电性连接的多个第一导线提供至一显示区域;A plurality of output pins are respectively arranged on at least two of the plurality of sides, and the plurality of output pins respectively output one of the first color, the second color and the third color , and provided to a display area through a plurality of first wires electrically connected thereto; 两条第一颜色短路线,平行设置于所述集成电路芯片中以电性耦接至所述多个输出接脚中用以输出所述第一颜色的一第一压点群;two short-circuit wires of the first color are arranged in parallel in the integrated circuit chip to be electrically coupled to a first pad group of the plurality of output pins for outputting the first color; 一第二颜色短路线,平行设置于所述多条第一颜色短路线之间,所述第二颜色短路线电性耦接至所述多个输出接脚中用以输出所述第二颜色的一第二压点群;以及a second color short line, arranged in parallel between the plurality of first color short lines, the second color short line is electrically coupled to the plurality of output pins for outputting the second color A second pressure point group of ; and 一第三颜色短路线,平行设置于所述多条第一颜色短路线之间,所述第三颜色短路线电性耦接至所述多个输出接脚中用以输出所述第三颜色的一第三压点群,A short circuit of a third color, arranged in parallel between the plurality of short circuits of the first color, the short circuit of the third color is electrically coupled to the plurality of output pins for outputting the third color A third pressure point group of , 其中,用以电性耦接所述多条第一颜色短路线与所述第一压点群的导线不跨越所述第二颜色短路线与所述第三颜色短路线。Wherein, the wires used to electrically couple the plurality of first-color short-circuit lines and the first pad group do not cross the second-color short-circuit lines and the third-color short-circuit lines. 9.如权利要求8所述的集成电路芯片,其特征在于,所述多个侧边包括两长边与两短边。9. The integrated circuit chip as claimed in claim 8, wherein the plurality of sides comprise two long sides and two short sides. 10.如权利要求9所述的集成电路芯片,其特征在于,所述多个输出接脚设置于所述多个长边处。10. The integrated circuit chip according to claim 9, wherein the plurality of output pins are disposed on the plurality of long sides. 11.如权利要求9所述的集成电路芯片,其特征在于,所述多个输出接脚设置于所述多个长边之一及所述多个短边处。11. The integrated circuit chip according to claim 9, wherein the plurality of output pins are disposed on one of the plurality of long sides and the plurality of short sides. 12.如权利要求9所述的集成电路芯片,其特征在于,所述多个输出接脚设置于所述多个长边之一及所述多个短边之一处。12. The integrated circuit chip according to claim 9, wherein the plurality of output pins are disposed on one of the plurality of long sides and one of the plurality of short sides.
CN2008101781563A 2008-11-24 2008-11-24 Flat panel display and integrated circuit chip for display Active CN101409278B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2008101781563A CN101409278B (en) 2008-11-24 2008-11-24 Flat panel display and integrated circuit chip for display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2008101781563A CN101409278B (en) 2008-11-24 2008-11-24 Flat panel display and integrated circuit chip for display

Publications (2)

Publication Number Publication Date
CN101409278A CN101409278A (en) 2009-04-15
CN101409278B true CN101409278B (en) 2010-07-21

Family

ID=40572189

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008101781563A Active CN101409278B (en) 2008-11-24 2008-11-24 Flat panel display and integrated circuit chip for display

Country Status (1)

Country Link
CN (1) CN101409278B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI678689B (en) * 2018-10-12 2019-12-01 友達光電股份有限公司 Display device and repair method thereof

Also Published As

Publication number Publication date
CN101409278A (en) 2009-04-15

Similar Documents

Publication Publication Date Title
US8305322B2 (en) Display substrate of flat panel display
CN103366666B (en) Display driving framework and signal transmission method thereof, display device and manufacturing method thereof
CN100520506C (en) Circuit board and display device having the same
US11217609B1 (en) Array substrate, motherboard of array substrate, display panel, and method for forming display panel
CN103730085B (en) Display device
CN103760693B (en) The Wiring structure of array base palte
TW200949345A (en) Flat-panel display device having test architecture
CN101251660A (en) display device
CN101315508A (en) Flat panel display device with test framework
CN109307961A (en) Display panel circuit structure
CN109658855A (en) Array substrate, display module and its test method, display panel
WO2017177509A1 (en) Detection unit, array substrate, liquid crystal display device, and detection method
CN110556363A (en) Thin film type package and display device having the same
WO2020259318A1 (en) Assembling test circuit, array substrate, and liquid crystal display apparatus
CN114171546A (en) MiniLED backlight substrate, display panel and display device
CN107481684B (en) Multiplexer control circuitry
TWI457671B (en) Glass substrate of a flat panel display and integrated circuit chip for display
CN101950109B (en) Flat panel display device with test framework
US20130057799A1 (en) Shorting bar assembly, lcd panel and lcd
CN105785610B (en) Liquid crystal display panel measurement circuit
WO2024001098A1 (en) Display device, source chip on film, and driving method
CN111489672A (en) Display panel, electronic device and control method of display panel
CN101409278B (en) Flat panel display and integrated circuit chip for display
US20220036848A1 (en) Display assembly and display device
CN101271206A (en) Display device capable of being provided with driving chips with different sizes

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant