CN101399502A - Forward Converter with Self-Driven Synchronous Rectifier - Google Patents
Forward Converter with Self-Driven Synchronous Rectifier Download PDFInfo
- Publication number
- CN101399502A CN101399502A CNA2007101811140A CN200710181114A CN101399502A CN 101399502 A CN101399502 A CN 101399502A CN A2007101811140 A CNA2007101811140 A CN A2007101811140A CN 200710181114 A CN200710181114 A CN 200710181114A CN 101399502 A CN101399502 A CN 101399502A
- Authority
- CN
- China
- Prior art keywords
- rectifier
- subordinate
- output
- voltage
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Dc-Dc Converters (AREA)
Abstract
一种具有自驱式同步整流器的顺向式转换器,其利用次级驱动线圈与次级驱动电路以驱动次级电力回路中的同步整流器。该次级驱动电路包含一电位位移器与一信号分配器,以一电位位移跨于该次级驱动线圈的电压,并分配电压信号以控制顺向与无约束整流器以降低导通损失。尤其,无约束整流器于延迟期间内仍能被开启以进一步降低导通损失。
A forward converter with a self-driven synchronous rectifier uses a secondary drive coil and a secondary drive circuit to drive the synchronous rectifier in a secondary power circuit. The secondary drive circuit includes a potential shifter and a signal distributor, which shifts the voltage across the secondary drive coil by a potential and distributes the voltage signal to control the forward and unconstrained rectifiers to reduce conduction losses. In particular, the unconstrained rectifier can still be turned on during the delay period to further reduce conduction losses.
Description
技术领域 technical field
本发明揭示一种具有自驱式同步整流器的顺向式转换器。The present invention discloses a forward converter with a self-driven synchronous rectifier.
背景技术 Background technique
顺向式转换器(forward converter)经常用于将一高直流电压源转换成多组低直流电压源,其中主要输出(master output)以一闭回路脉波宽度调变(closed-loop pulse width modulation)稳压(regulated)而从属输出(slaveoutputs)以一次级后调节器(secondary side post regulator,SSPR)稳压。Forward converters are often used to convert a high DC voltage source into multiple sets of low DC voltage sources, where the master output is modulated with a closed-loop pulse width modulation ) voltage regulation (regulated) while the slave outputs (slave outputs) are regulated by a secondary side post regulator (SSPR).
主输出电路如图1所示。次级电力回路由次级电力线圈Ts、顺向整流器Mf、无约束(freewheeling)整流器Mw、储能电感L1与滤波电容C1所组成。在此电路中,误差放大电路3取样输出电压V1并与一参考电压比较以产生一被放大的误差电压;控制电路2将被放大的误差电压转换成脉波宽度调变信号;驱动电路1将脉波宽度调变信号转换成顺向整流器Mf与无约束整流器Mw的驱动信号。当顺向整流器Mf开启且无约束整流器Mw关闭时,储能电感L1的电压VL1为正值,储能电感L1经由顺向整流器Mf、次级电力线圈Ts与滤波电容C1储存电能。当顺向整流器Mf关闭且无约束整流器Mw开启时,储能电感L1的电压VL1为负值,储能电感L1通过无约束整流器Mw与滤波电容C1释出电能。此种电路结构(也称为他驱式同步整流器)较为复杂且昂贵。The main output circuit is shown in Figure 1. The secondary power circuit is composed of a secondary power coil T s , a forward rectifier M f , a freewheeling rectifier M w , an energy storage inductor L 1 and a filter capacitor C 1 . In this circuit, the
从属输出电路如图2所示。次级电力回路由次级电力线圈Ts2、次级后调整器S1、顺向二极管整流器Df、无约束二极管整流器Dw、储能电感L2与滤波电容C2所组成;其中,次级后调整器S1用于遮蔽(blank)跨于次级电力线圈Ts2电压波形的前缘(leading edge)使得储能电感L2的输入电压波形(连接Df、Dw与L2的节点对地)的平均值即为输出电压V2。The slave output circuit is shown in Figure 2. The secondary power circuit is composed of secondary power coil T s2 , secondary post-regulator S 1 , forward diode rectifier D f , unconstrained diode rectifier D w , energy storage inductor L 2 and filter capacitor C 2 ; among them, the secondary The post-stage regulator S 1 is used to blank the leading edge of the voltage waveform across the secondary power coil T s2 so that the input voltage waveform of the energy storage inductor L 2 (connecting D f , D w and L 2 node to ground) is the output voltage V 2 .
次级后调整器S1的遮蔽效应,如图3所示,可以主输出的储能电感L1与从属输出的储能电感L2的电压波形说明。于开启期间0<t<Ton,储能电感L1的电压波形VL1未被遮蔽且均为正值(储能)。于遮蔽期间0<t<Tblank,因次级后调整器S1关闭,故无电流流经顺向二极管整流器Df。储能电感L2的连续电流迫使无约束二极管整流器Dw导通使得其电压波形VL2为负值(释能)。于非遮蔽期间Tblank<t<Ton,因次级后调整器S1开启,顺向二极管整流器Df开始导通电流。储能电感L2的连续电流从无约束二极管整流器Dw换流(commutate)至顺向二极管整流器Df使得其电压波形VL2为正值(储能)。The shadowing effect of the secondary post-regulator S1, as shown in Figure 3, can be explained by the voltage waveforms of the energy storage inductor L1 of the main output and the energy storage inductor L2 of the slave output. During the turn-on
次级后调整器S1可为一磁放大器(magnetic amplifier,MA)或一受控制开关(controlled switch)。以磁放大器实作次级后调整器S1时,需连接一重置电路(reset circuit)。若以受控制开关实作次级后调整器S1,需连接一集成电路驱动器(ic driver)。这里将重置电路与集成电路驱动器统称为开关控制器4。The secondary post regulator S 1 can be a magnetic amplifier (MA) or a controlled switch. When implementing the secondary post-regulator S1 with a magnetic amplifier, a reset circuit needs to be connected. If the secondary post-regulator S 1 is implemented with a controlled switch, an IC driver needs to be connected. Here, the reset circuit and the integrated circuit driver are collectively referred to as the
值得注意的是,此从属电路的整流器以二极管作为此电力回路的整流器,故造成较大的整流器导通损失。It is worth noting that the rectifier of the slave circuit uses a diode as the rectifier of the power circuit, which causes a large conduction loss of the rectifier.
发明内容 Contents of the invention
因此为了解决上述问题,本发明的目的是提供一种便宜有效的(cost-effective)具有自驱式同步整流器的顺向式转换器以同时驱动在主要与从属回路中的同步整流器。Therefore, in order to solve the above problems, it is an object of the present invention to provide a cost-effective forward converter with self-driven synchronous rectifiers to simultaneously drive the synchronous rectifiers in the master and slave loops.
根据本发明一方面提供一种具有自驱式同步整流器的顺向式转换器,其中,主输出电路是利用连接于一变压器的次级驱动线圈的驱动回路以驱动连接于次级电力线圈的电力回路的顺向整流器及无约束整流器。驱动电路还包含一电位位移器,其使得跨于次级驱动线圈的电压产生一电位位移量,再输出以作为电压信号。信号分配器接收电压信号后,能够将电压信号分配给顺向整流器及无约束整流器的控制端。According to one aspect of the present invention there is provided a forward converter having a self-driven synchronous rectifier, wherein the main output circuit utilizes a drive circuit connected to a secondary drive coil of a transformer to drive power connected to a secondary power coil Forward rectifiers and unconstrained rectifiers for loops. The driving circuit also includes a potential shifter, which makes the voltage across the secondary driving coil generate a potential displacement, and then outputs it as a voltage signal. After receiving the voltage signal, the signal distributor can distribute the voltage signal to the control terminals of the forward rectifier and the unconstrained rectifier.
根据本发明另一方面提供一种具有自驱式同步整流器的顺向式转换器,其中,从属输出电路包含串接于从属次级电力线圈的次级后调整器、从属电力回路、从属次级驱动线圈以及一驱动电路。从属电力回路用以提供从属输出电压,驱动电路连接于从属次级驱动线圈,用以开启或关闭从属电力回路的顺向整流器,而从属电力回路的无约束整流器的控制端继受主输出的电力回路的无约束整流器的电压信号,而同时开启或关闭。次级后调整器为一磁放大器或一受控制开关用以遮蔽跨于次级电力线圈的电压波形前缘,进而调整其输出电压。According to another aspect of the present invention, there is provided a forward converter with a self-driven synchronous rectifier, wherein the slave output circuit includes a secondary post-regulator serially connected to the slave secondary power coil, a slave power circuit, a slave secondary Driving coil and a driving circuit. The slave power circuit is used to provide the slave output voltage, and the drive circuit is connected to the slave secondary drive coil to turn on or off the forward rectifier of the slave power circuit, and the control terminal of the unconstrained rectifier of the slave power circuit receives the power of the main output The voltage signal of the unconstrained rectifier of the loop, while simultaneously turning on or off. The secondary post-regulator is a magnetic amplifier or a controlled switch used to mask the leading edge of the voltage waveform across the secondary power coil to adjust its output voltage.
附图说明 Description of drawings
图1为现有的顺向式转换器的主输出电路示意图。FIG. 1 is a schematic diagram of a main output circuit of a conventional forward converter.
图2为现有的顺向式转换器的从属输出电路示意图。FIG. 2 is a schematic diagram of a slave output circuit of a conventional forward converter.
图3为现有的顺向式转换器的主输出电路与从属输出电路的储能电感的输入端电压波形图。FIG. 3 is a waveform diagram of input terminal voltages of energy storage inductors of the main output circuit and the slave output circuit of the conventional forward converter.
图4为本发明一实施例的具有自驱式整流器的顺向式转换器的主输出电路示意图。FIG. 4 is a schematic diagram of a main output circuit of a forward converter with a self-driven rectifier according to an embodiment of the present invention.
图5为本发明一实施例的具有自驱式整流器的顺向式转换器的主输出电路图。FIG. 5 is a main output circuit diagram of a forward converter with a self-driven rectifier according to an embodiment of the present invention.
图6是图5所示的实施例,于一周期内,次级驱动线圈、主输出电路的顺向晶体管的栅极电压及无约束晶体管的栅极电压波形图。FIG. 6 is a waveform diagram of the gate voltage of the secondary drive coil, the forward transistor of the main output circuit, and the gate voltage of the unconstrained transistor within one period of the embodiment shown in FIG. 5 .
图7为本发明一实施例的具有自驱式整流器的顺向式转换器的主输出电路示意图。FIG. 7 is a schematic diagram of a main output circuit of a forward converter with a self-driven rectifier according to an embodiment of the present invention.
图8为本发明一实施例的具有自驱式整流器的顺向式转换器的主输出电路图。FIG. 8 is a main output circuit diagram of a forward converter with a self-driven rectifier according to an embodiment of the present invention.
图9是图8所示的实施例,于一周期内,第一次级驱动线圈、主输出电路的顺向晶体管的栅极电压及无约束晶体管的栅极电压波形图。FIG. 9 is the embodiment shown in FIG. 8 , a waveform diagram of the first secondary drive coil, the gate voltage of the forward transistor of the main output circuit, and the gate voltage of the unconstrained transistor within one cycle.
图10为本发明一实施例的自驱式顺向式转换器的从属输出电路示意图。FIG. 10 is a schematic diagram of a slave output circuit of a self-driven forward converter according to an embodiment of the present invention.
图11、12为本发明不同实施例的自驱式顺向式转换器的从属输出电路图。11 and 12 are the slave output circuit diagrams of the self-driven forward converter according to different embodiments of the present invention.
图13是图11所示的从属输出电路的实施例,搭配图5所示的主输出的实施例,于一周期内,次级驱动线圈、从属输出的顺向晶体管的栅极电压及无约束晶体管的栅极电压波形图。Fig. 13 is the embodiment of the slave output circuit shown in Fig. 11, with the embodiment of the master output shown in Fig. 5, within one cycle, the gate voltage of the secondary drive coil, the forward transistor of the slave output and Gate voltage waveform diagram of a transistor.
图14是图11所示的从属输出电路的实施例,搭配图8所示的主输出的实施例,于一周期内,次级驱动线圈、从属输出电路的顺向晶体管的栅极电压及无约束晶体管的栅极电压波形图。Fig. 14 is an embodiment of the slave output circuit shown in Fig. 11, which is matched with the embodiment of the main output shown in Fig. 8; Gate voltage waveform diagram of a constrained transistor.
具体实施方式 Detailed ways
请参阅图4为本发明一实施例的具有自驱式同步整流器的顺向式转换器主输出的配置示意图。如图所示,一变压器包含初级线圈(primary winding)T1、次级电力线圈(secondary power winding)T2及次级驱动线圈(secondary drivingwinding)T3,其中初级线圈T1用以连接外部电源,以提供输入电压Vi,图中黑点端作为线圈的第一端,黑点表示同极性,另一端为线圈第二端。Please refer to FIG. 4 , which is a schematic diagram of a main output configuration of a forward converter with a self-driven synchronous rectifier according to an embodiment of the present invention. As shown in the figure, a transformer includes a primary winding (primary winding) T 1 , a secondary power winding (secondary power winding) T 2 and a secondary driving winding (secondary driving winding) T 3 , wherein the primary winding T 1 is used to connect to an external power supply , to provide the input voltage Vi, the black dot end in the figure is the first end of the coil, the black dot indicates the same polarity, and the other end is the second end of the coil.
次级电力线圈T2连接主电力回路21具有电压输出端(高压端)及接地端(低压端),用以提供驱动外部负载电路(load)(图上未示)的电压V1,且于电压输出端及接地端间跨接一滤波电容C3用以稳压,次级电力线圈T2的第一端(黑点端)与电压输出端串接储能电感L3。The secondary power coil T 2 is connected to the
主电力回路21包含顺向整流器211、无约束(freewheeling)整流器212及一储能电感L3,其中顺向整流器211与无约束整流器212包含第一端、第二端及控制端,控制端接收电压信号以导通或断开第一端与第二端间的电路。如图所示,顺向整流器211与无约束整流器212的第一端分别连接次级电力线圈T2的二端,二整流器211、212的第二端彼此相连接于连接点ZM,且连接点ZM连接接地端。The
其次,次级驱动线圈T3的二端连接信号分配器22的第一输出端及第二输出端,将信号分配器22的共同连接端连接于二整流器211、212的第二端的连接点ZM,第一输出端与第二输出端分别连接无约束整流器212与顺向整流器211的控制端。Secondly, the two ends of the secondary drive coil T3 are connected to the first output end and the second output end of the
当次级驱动线圈T3的第一端(黑点端)的电压值(电压信号)为正时,导通信号分配器22的第一输出端与共同连接端导通,而将电压信号分配给与信号分配器22的第二输出端连接的顺向整流器211的控制端,当次级驱动线圈T3的第一端(黑点端)的电压值为负时,导通信号分配器22的第二输出端与共同连接端导通,而将电压信号分配给与信号分配器22的第一输出端连接的无约束整流器212的控制端。When the voltage value (voltage signal) of the first end (black dot end) of the secondary driving coil T3 is positive, the first output end of the
图5为图4实施例的具有自驱式同步整流器的顺向式转换器的主输出的实作电路图。如图所示,以二晶体管M1、M2实作顺向整流器211及无约束整流器212,分别称为顺向晶体管M1及无约束晶体管M2。于本实施例中,晶体管M1、M2的漏极作为顺向整流器的第一端,源极则作为第二端,栅极作为控制端。FIG. 5 is an implementation circuit diagram of the main output of the forward converter with the self-driven synchronous rectifier according to the embodiment of FIG. 4 . As shown in the figure, the
再者,信号分配器22包含二个背对背连接的二极管D1、D2,即二二极管的正极相连接,且其连接点作为共同连接端,二极管D1、D2的负极分别作为第一输出端及第二输出端,分别连接无约束晶体管M2及顺向晶体管M1的栅极(控制端)。Furthermore, the
图6说明一周期内,图5所示的实施例的次级驱动线圈T3的第一端、顺向晶体管M1的栅极与无约束晶体管M2的栅极的电压时序(电压波形)图。为说明方便,本实施例中,令次级驱动线圈T3二端间跨压的电压值为Vs。Fig. 6 illustrates the voltage timing (voltage waveform) of the first terminal of the secondary driving coil T3 , the gate of the forward transistor M1 and the gate of the unconstrained transistor M2 in the embodiment shown in Fig. 5 within one cycle picture. For the convenience of description, in this embodiment, the voltage across the two terminals of the secondary driving coil T 3 is V s .
开启期间0<t<Ton,次级驱动线圈T3的第一端的电压为Vs(正值),二极管D1受顺向偏压而开启,二极管D2受反向偏压而关闭。信号分配器22将电压信号(电压Vs)分配给顺向晶体管M1的栅极(控制端)而开启,无约束晶体管M2的栅极(控制端)受电压0而关闭。此期间内,储能电感L3通过顺向晶体管M1、次级电力线圈T2及滤波电容C3储存电能。During the turn-on
重置期间Ton≤t≤Ton+Treset,次级驱动线圈T3的第一端的电压为-Vs(负值),二极管D1受反向偏压而关闭,二极管D2受顺向偏压而开启。信号分配器22将电压信号(电压Vs)分配给无约束晶体管M2的栅极(控制端)而开启,顺向晶体管M1的栅极(控制端)受电压0而关闭。此期间内,储能电感L3通过无约束晶体管M2及滤波电容C3释放电能。During the reset period T on ≤t≤T on +T reset , the voltage at the first terminal of the secondary driving coil T 3 is -V s (negative value), the diode D 1 is turned off by reverse bias, and the diode D 2 is turned off by forward biased to turn on. The
延迟期间Ton+Treset≤t≤Ts,次级驱动线圈T3的二端跨压为0,二极管D1、D2皆关闭。顺向晶体管M1与无约束晶体管M2的栅极受电压0而皆关闭。在此期间内,储能电感L3的连续电流迫使无约束晶体管M2的本体二极管导通并通过滤波电容C3释放电能。During the delay period T on + T reset ≤ t ≤ T s , the voltage across the two terminals of the secondary driving coil T 3 is 0, and the diodes D 1 and D 2 are both turned off. The gates of the forward transistor M1 and the unrestrained transistor M2 are both turned off by the
值得注意的是,储能电感L3的连续电流于延迟期间Ton+Treset≤t≤Ts内流经无约束晶体管M2的本体二极管。此导通损失可以一电位位移器被进一步降低。如图7所示的实施例,其为本发明具有电位位移器23的实施例的具有自驱式同步整流器的顺向式转换器的主输出的配置电路示意图。比较本实施例与图4所示的实施例,其不同处即在于本实施例增设一电位位移器23以进一步降低延迟期间内的导通损失。It should be noted that the continuous current of the energy storage inductor L 3 flows through the body diode of the unconfined transistor M 2 during the delay period T on +T reset ≤ t ≤ T s . The conduction loss can be further reduced with a potentiometer. The embodiment shown in FIG. 7 is a schematic circuit diagram of the configuration circuit of the main output of the forward converter with self-driven synchronous rectifier in the embodiment of the present invention having the
如图所示,电位位移器23具有第一输入端、第二输入端、第一输出端及第二输出端,本实施例的第二输出端与第二输入端为同一端。次级驱动线圈T3的第一端与第二端连接至电位位移器23的第一输入端与第二输入端,电位位移器23的第一输出端与第二输出端再跨接驱动信号分配器22的第一输出端与第二输出端。As shown in the figure, the
特别要说明的是,电位位移器23的二输出端已将二输入端的电位位移一电压位移量Vr。例如本实施例中,次级驱动线圈T3所输出的电压信号为Vs,电位位移器23的电位位移量Vr,故信号分配器22所分配电压信号分别为电位位移器23的第一输出端的电压Vs-Vr及第二输出端的电压-Vs-Vr。In particular, the two output terminals of the
图8为图7实施例的具有自驱式同步整流器的顺向式转换器的主输出的实作电路图。如图所示,电位位移器23包含串接的电容C4、二极管D4及齐纳二极管ZD4。电容C4的一端作为第一输入端,一端连接二极管D4的正极,连接点作为第一输出端,二极管D4的负极连接齐纳二极管ZD4的负极,齐纳二极管ZD4的正极同时作为第二输入端及第二输出端。以下说明本实施例的电位位移器23运作的原理。FIG. 8 is an implementation circuit diagram of the main output of the forward converter with the self-driven synchronous rectifier according to the embodiment of FIG. 7 . As shown in the figure, the
于开启期间0<t<Ton内,电位位移器23的二极管D4导通,次级驱动线圈T3对电容C4充电,其中电容C4的电容值在一切换周期(switching period)内,约能维持为一固定跨压Vc4,且二极管D4的顺向电压降Vf极小,为简化起见,本实施例中顺向电压降Vf被假设为0。因此,电容C4的跨压Vc4即为电位位移器23所提供的电位位移量Vr,其可被表示为Vc4=Vs-Vz-Vf=Vs-Vz,其中Vs为次级驱动线圈T3的正驱动电压,Vz为齐纳二极管ZD4的崩溃电压,而二极管D4的顺向电压降Vf已被假设为0。During the turn-on
图9说明一周期内,图8所示实施例的次级驱动线圈T3第一端、顺向晶体管M1的栅极与无约束晶体管M2的栅极的电压的时序图。FIG. 9 illustrates a timing diagram of the voltages at the first terminal of the secondary driving coil T3 , the gate of the forward transistor M1 and the gate of the unconstrained transistor M2 in the embodiment shown in FIG. 8 within one cycle.
开启期间0≤t≤Ton,与图6实施例的差异在于顺向晶体管M1的栅极所分配的电压信号为Vz=Vs-(Vs-Vz)。During the turn-on
重置期间Ton≤t≤Ton+Treset,也与图6实施例的差异在于无约束晶体管M2的栅极所分配的电压信号为2Vs-Vz=Vs+(Vs-Vz)。During the reset period T on ≤ t ≤ T on +T reset , the difference from the embodiment in FIG. 6 is that the voltage signal distributed to the gate of the unconstrained transistor M 2 is 2V s -V z =V s +(V s - V z ).
延迟期间Ton+Treset≤t≤Ts,与图6实施例的差异在于无约束晶体管M2的栅极仍被分配电压信号Vs-Vz,因此,在此期间内,无约束晶体管M2仍被开启,储能电感L3通过无约束晶体管M2及滤波电容C3释放电能,进一步降低导通损失。During the delay period T on +T reset ≤t≤T s , the difference from the embodiment in Figure 6 is that the gate of the unconstrained transistor M 2 is still assigned the voltage signal V s -V z , therefore, during this period, the unconstrained transistor M 2 M 2 is still turned on, and the energy storage inductor L 3 releases electric energy through the unconstrained transistor M 2 and the filter capacitor C 3 to further reduce the conduction loss.
请参考图10说明本发明一实施例的从属输出电路示意图。如图所示,次级电力线圈T14的第一端(黑点端)串接次级后调整器S2及从属电力回路,从属电力回路的输出端包含附属电压输出端及接地端,并于附属电压输出端及接地端之间跨接从属滤波电容C5,其中附属电压输出端提供从属输出电压V2。次级驱动线圈T13连接驱动电路32,用以驱动从属电力回路。Please refer to FIG. 10 to illustrate a schematic diagram of a slave output circuit according to an embodiment of the present invention. As shown in the figure, the first end (black dot end) of the secondary power coil T14 is connected in series with the secondary post-regulator S2 and the subordinate power circuit, the output end of the subordinate power circuit includes the auxiliary voltage output end and the ground end, and The slave filter capacitor C 5 is connected across the slave voltage output terminal and the ground terminal, wherein the slave voltage output terminal provides the slave output voltage V 2 . The secondary driving coil T 13 is connected to the driving
从属电力回路包含顺向整流器311、无约束整流器312以及储能电感L5。顺向整流器311的第二端连接次级后调整器S2,顺向整流器311的第一端与无约束整流器312的第一端相连接于连接点Zs,连接点Zs与附属电压输出端之间串接储能电感L5。无约束整流器312的第二端连接次级电力线圈T14的第二端并连接接地端,无约束整流器312的控制端连接主输出电路的无约束整流器的控制端,因而继受其电压信号。其中,次级后调整器S2连接至一开关控制器33。The secondary power circuit includes a
驱动电路32连接于次级驱动线圈T13以及从属电力回路的顺向整流器311的控制端,用以提供顺向整流器311控制端的电压信号,并将次级驱动线圈T13的第二端连接于顺向整流器311的第二端。The
图11所示为图10实施例的一实作电路图。采用晶体管M7、M8实作从属输出电路的顺向整流器311以及无约束整流器312,分别称为顺向晶体管M7及无约束晶体管M8,其中晶体管的漏极、源极与栅极分别作为整流器的第一端、第二端及控制端。FIG. 11 is a practical circuit diagram of the embodiment shown in FIG. 10 . The
驱动电路32包含二极管D7与一互锁型切换电路,连接于次级驱动线圈T13及顺向晶体管M7的栅极。互锁型切换电路包含一NPN双极晶体管Q1、PNP双极晶体管Q2、二电阻R1、R2。晶体管Q1与晶体管Q2的发射极相连接,连接点连接至顺向晶体管M7的栅极。二晶体管Q1、Q2的基极相接,基极的连接点与晶体管Q1、Q2的集电极分别连接电阻R1、R2。晶体管Q1、Q2的集电极分别连接至二极管D7的负极与次级驱动线圈T13的第二端,二极管D7的正极连接次级驱动线圈T13的第一端。The driving
当次级驱动线圈T13的第一端电压为Vs2(正值)时,晶体管Q1导通且晶体管Q2关闭使得顺向晶体管M7导通。当次级驱动线圈T13的第一端电压为-Vs2(负值)或0时,晶体管Q1关闭且晶体管Q2导通使得顺向晶体管M7关闭。因顺向晶体管M7的栅极-源极电压波形非负(nonnegative),此种驱动模式称为单极驱动模式(unipolardriving mode)。When the voltage at the first terminal of the secondary driving coil T 13 is V s2 (positive value), the transistor Q 1 is turned on and the transistor Q 2 is turned off so that the forward transistor M 7 is turned on. When the voltage at the first terminal of the secondary driving coil T 13 is -V s2 (negative value) or 0, the transistor Q 1 is turned off and the transistor Q 2 is turned on so that the forward transistor M 7 is turned off. Because the gate-source voltage waveform of the forward transistor M7 is nonnegative, this driving mode is called unipolar driving mode.
图12所示为图10实施例的另一实作电路图,与图11所示的实施例的差异在于采用双极驱动模式(bipolar driving mode)。如图所示,驱动电路32仅包含二连接的电阻R1、R2,再分别连接至次级驱动线圈T13的第一端与第二端。电阻R1、R2的连接点连接至顺向晶体管M7的栅极,电阻R2连接于顺向晶体管M7的栅极与源极之间。FIG. 12 is another implementation circuit diagram of the embodiment shown in FIG. 10 , which differs from the embodiment shown in FIG. 11 in that a bipolar driving mode is adopted. As shown in the figure, the driving
当次级驱动线圈T13的第一端电压为Vs2(正值)时,电阻R1、R2的分压为正,顺向晶体管M7因而开启。当次级驱动线圈T13的第一端电压为-Vs2(负值)或0时,R1、R2的分压为非正(nonpositive),顺向晶体管M7关闭。When the voltage at the first terminal of the secondary driving coil T 13 is V s2 (positive value), the divided voltage of the resistors R 1 and R 2 is positive, and the forward transistor M 7 is thus turned on. When the voltage at the first terminal of the secondary driving coil T 13 is -V s2 (negative value) or 0, the divided voltage of R 1 and R 2 is nonpositive, and the forward transistor M 7 is turned off.
当次级后调整器S2为受控制开关时,从属电力回路的顺向晶体管M7的栅极可连接主输出电路的顺向晶体管的栅极而继受其电压信号,而省略驱动电路32,进一步简化电路。更进一步,可将顺向晶体管M7移到次级电力线圈T14的第二端而与无约束晶体管M8采用共源极的配置。也就是说,将从属电力回路的顺向整流器与无约束整流器的第二端相连接于接地端,第一端则分别连接次级电路线圈T1与次级后调整器S2的一端,二控制端分别继受主输出电路的电力回路的顺向整流器与无约束整流器控制端的电压信号,其余电路如前述实施例。When the secondary post-regulator S2 is a controlled switch, the gate of the forward transistor M7 of the slave power circuit can be connected to the gate of the forward transistor of the main output circuit to receive its voltage signal, and the
图13为一周期内,图11所示的实施例为从属输出的次级驱动线圈T13的第一端、顺向晶体管M7与无约束晶体管M8的栅极(控制端)电压时序(电压波形)图,本实施例的主输出电路为图5所示的实施例。Fig. 13 is a period, the embodiment shown in Fig. 11 is the first end of the secondary driving coil T 13 of the slave output, the gate (control end) voltage sequence of the forward transistor M 7 and the unconstrained transistor M 8 ( Voltage waveform) figure, the main output circuit of the present embodiment is the embodiment shown in Figure 5.
开启期间0≤t≤Ton,次级驱动线圈T13的第一端电压为Vs2(正值),顺向晶体管M7的栅极受电压Vs2而开启,无约束晶体管M8的栅极接受主输出电路中的无约束晶体管M2的栅极电压信号(电压0)而关闭。次级后调整器S2对次级电力线圈T14电压波形的前缘的遮蔽效应如图13中的遮蔽区域所示。于遮蔽期间0<t<Tblank因次级后调整器S2关闭,故无电流流经顺向晶体管M7即使它已被开启。储能电感L5的连续电流迫使无约束晶体管M8的本体二极管导通并通过滤波电容C5释放电能。于非遮蔽期间Tblank<t<Ton,因次级后调整器S2开启,顺向晶体管M7开始导通电流,储能电感L5的连续电流从无约束晶体管M8的本体二极管换流至顺向晶体管M7并通过顺向晶体管M7、次级后调整器S2、次级电力线圈T14及滤波电容C5储存电能。During the turn-on
重置期间Ton≤t≤Ton+Treset,次级驱动线圈T13的第一端电压为-Vs2(负值)。顺向晶体管M7的闸源电压为0(单极性驱动)或负(双极性驱动)而关闭。无约束晶体管M8的栅极继受主输出电路中的无约束晶体管M2的栅极电压Vs而开启。储能电感L5通过无约束晶体管M8及滤波电容C5释放电能。During the reset period T on ≤ t ≤ T on +T reset , the voltage at the first terminal of the secondary driving coil T 13 is -V s2 (negative value). The gate-source voltage of forward transistor M7 is 0 (unipolar driving) or negative (bipolar driving) and turned off. The gate of the unstrained transistor M8 is turned on following the gate voltage Vs of the unstrained transistor M2 in the main output circuit. The energy storage inductor L 5 releases electric energy through the unconstrained transistor M 8 and the filter capacitor C 5 .
延迟期间Ton+Treset≤t≤Ts,次级驱动线圈T13的二端跨压为0,顺向晶体管M7的栅极电压为0而关闭。无约束晶体管M8的栅极继受主输出电路中的无约束晶体管M2的栅极电压0而关闭。储能电感L5通过无约束晶体管M8的本体二极管及滤波电容C5释放电能。During the delay period T on + T reset ≤ t ≤ T s , the voltage across the two terminals of the secondary driving coil T 13 is 0, and the gate voltage of the forward transistor M 7 is 0 and turned off. The gate of unconfined transistor M8 is turned off following the
图14为一周期内,图11所示的实施例为从属输出的次级驱动线圈T13的第一端、顺向晶体管M7与无约束晶体管M8的的栅极(控制端)电压时序(电压波形)图,本实施例的主输出电路为图8所示的实施例。与图13所示的实施例的差异在于重置期间与延迟期间,无约束晶体管M8的栅极是接受主输出电路的无约束晶体管的栅极电压,其中重置期间所接受电压值为2Vs-Vz,而于延迟期间内为Vs-Vz。特别要说明的是,因延迟期间内,无约束晶体管M8的栅极电压为正值而开启,进一步降低导通损失。Fig. 14 is the gate (control terminal) voltage sequence of the first end of the secondary drive coil T 13 , the forward transistor M 7 and the unconstrained transistor M 8 in the embodiment shown in Fig. 11 within one cycle (Voltage Waveform) Figure, the main output circuit of this embodiment is the embodiment shown in Figure 8. The difference from the embodiment shown in FIG. 13 is that during the reset period and the delay period, the gate of the unconstrained transistor M8 accepts the gate voltage of the unconstrained transistor of the main output circuit, wherein the accepted voltage value during the reset period is 2V s -V z , and V s -V z during the delay period. It should be noted that during the delay period, the gate voltage of the unconstrained transistor M 8 is turned on with a positive value, which further reduces the conduction loss.
特别要说明的是,上述实施例中的无约束晶体管及顺向晶体管可以是一N通道金属氧化物半导体场效晶体管、P通道金属氧化物半导体场效晶体管、N通道接面场效晶体管或P通道接面场效晶体管,本发明也不限于上述。In particular, it should be noted that the unconstrained transistor and the forward transistor in the above embodiment can be an N-channel MOSFET, a P-channel MOSFET, an N-channel junction transistor, or a P-channel transistor. The channel junction field effect transistor, the present invention is not limited to the above.
以上所述的实施例仅是为说明本发明的技术思想及特点,其目的在使熟悉本技术的人士能够了解本发明的内容并据以实施,当不能以其限定本发明的专利范围,即凡是根据本发明所揭示的精神所作的均等变化或修饰,仍应涵盖在本发明的专利范围内。The above-described embodiments are only for illustrating the technical ideas and characteristics of the present invention, and its purpose is to enable those familiar with the art to understand the content of the present invention and implement it accordingly. When it cannot limit the patent scope of the present invention, that is, All equivalent changes or modifications made according to the spirit disclosed in the present invention shall still fall within the patent scope of the present invention.
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007101811140A CN101399502B (en) | 2007-09-30 | 2007-09-30 | Forward Converter with Self-Driven Synchronous Rectifier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007101811140A CN101399502B (en) | 2007-09-30 | 2007-09-30 | Forward Converter with Self-Driven Synchronous Rectifier |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101399502A true CN101399502A (en) | 2009-04-01 |
CN101399502B CN101399502B (en) | 2011-04-20 |
Family
ID=40517828
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2007101811140A Expired - Fee Related CN101399502B (en) | 2007-09-30 | 2007-09-30 | Forward Converter with Self-Driven Synchronous Rectifier |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101399502B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102237708A (en) * | 2010-04-23 | 2011-11-09 | 环旭电子股份有限公司 | Power supply system and method capable of preventing power supply interruption |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107276434B (en) * | 2016-04-18 | 2019-08-13 | 南京矽力杰半导体技术有限公司 | Circuit of synchronous rectification and its control method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6111769A (en) * | 1999-09-24 | 2000-08-29 | Ericsson, Inc. | External driving circuit for bridge type synchronous rectification |
US6104623A (en) * | 1999-10-21 | 2000-08-15 | Lucent Technologies, Inc. | Multiple output converter having secondary regulator using self-driven synchronous rectifiers |
CN1144346C (en) * | 2000-08-17 | 2004-03-31 | 伊博电源(杭州)有限公司 | New self-driving circuit of synchronous rectifier tube |
US6445597B1 (en) * | 2001-06-28 | 2002-09-03 | Tyco Electronics Logistics Ag | Local loop control system for a multiple output power converter |
-
2007
- 2007-09-30 CN CN2007101811140A patent/CN101399502B/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102237708A (en) * | 2010-04-23 | 2011-11-09 | 环旭电子股份有限公司 | Power supply system and method capable of preventing power supply interruption |
Also Published As
Publication number | Publication date |
---|---|
CN101399502B (en) | 2011-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6639815B1 (en) | Precision switching power amplifier comprising instantaneously interruptible power source | |
US7885086B2 (en) | Forward converter with self-driven synchronous rectifiers | |
US6473317B1 (en) | Forward DC/DC converter with semi-synchronous rectification and improved efficiency | |
US11695321B2 (en) | Gate drive adapter | |
US9985526B1 (en) | Switching regulator with self biasing high voltage swing switch stack | |
US5818704A (en) | Synchronizing/driving circuit for a forward synchronous rectifier | |
US20160285386A1 (en) | Rectifier | |
US10651736B1 (en) | Multi-level converter with continuous conduction mode (CCM) and discontinuous conduction mode (DCM) | |
US20190052172A1 (en) | Method for Operating a Power Converter Circuit and Power Converter Circuit | |
US20110013424A1 (en) | Forward converter with secondary side post-regulation and zero voltage switching | |
TW202218309A (en) | High switching frequency direct ac to ac converter | |
CN111786431B (en) | Circuit for preventing battery from flowing backward by high-input voltage-resistant charging management chip | |
CN101399502B (en) | Forward Converter with Self-Driven Synchronous Rectifier | |
CN111262458A (en) | Switched mode power supply including bipolar active clamp | |
US11973419B2 (en) | Inverter circuit and method, for example for use in power factor correction | |
CN217563547U (en) | Full-bridge rectifier based on ideal diode | |
CN201122906Y (en) | Synchronous rectification control circuit | |
CN101425759A (en) | Forward Converter with Self-Driven Synchronous Rectifier | |
CN102891607B (en) | Forward primary-side isolation driving synchronous rectifier circuit | |
CN108599573A (en) | A kind of normal shock active clamp driving circuit | |
TWI868973B (en) | Bootstrap device and buck-boost converter | |
US12126329B2 (en) | Driving circuit | |
CN115706524A (en) | Conversion circuit and adapter | |
CN101359878A (en) | Flyback converter with self-driven synchronous rectifier | |
CN114567177A (en) | High-voltage electronic switch circuit system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110420 Termination date: 20140930 |
|
EXPY | Termination of patent right or utility model |