CN101122879A - Universal serial bus speed testing system and method - Google Patents
Universal serial bus speed testing system and method Download PDFInfo
- Publication number
- CN101122879A CN101122879A CNA2006101121348A CN200610112134A CN101122879A CN 101122879 A CN101122879 A CN 101122879A CN A2006101121348 A CNA2006101121348 A CN A2006101121348A CN 200610112134 A CN200610112134 A CN 200610112134A CN 101122879 A CN101122879 A CN 101122879A
- Authority
- CN
- China
- Prior art keywords
- serial bus
- universal serial
- test
- usb
- computer installation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The invention relates to a universal serial bus speed testing system and a universal serial bus speed testing method, which are applied to a computer device and a universal serial bus testing clamp. First, the memory buffer size of the computer device is allocated to adjust the transmission unit of the speed test data of the USB of the computer device. And when the speed test data from the memory buffer fills the test data input buffer of the universal serial bus test fixture, sending an interrupt signal to the microprocessing control unit of the universal serial bus test fixture. Then, the micro-processing control unit discards the speed test data and replies a response flag to the test data output buffer of the universal serial bus test fixture. Finally, the response mark is transmitted to the test program of the computer device to confirm the completion of the speed test. The invention can improve the test speed and the test stability of the universal serial bus.
Description
Technical field
The present invention relates to a kind of method of testing, especially relate to a kind of USB (universal serial bus) (UniversalSerial Bus, speed testing system USB) and method.
Background technology
USB (universal serial bus) is used widely with its good performance and cheap price, is integrated among the personal computer system as a kind of standard configuration simultaneously.Therefore the detection to USB (universal serial bus) then becomes important link in the personal computer test, and especially the velocity test to USB (universal serial bus) is the major part that detects.
Universal serial bus device test about prior art please refer to Fig. 1, and Fig. 1 is the hardware configuration calcspar of the universal serial bus device test system of prior art.
As shown in the figure, the hardware of the universal serial bus device test system of prior art is divided into 2 two parts of personal computer device 1 and USB (universal serial bus) test furniture, to cooperate the velocity test of carrying out USB (universal serial bus).Wherein USB (universal serial bus) test fixture 2 for example is based on enhancement mode 8051 processor monolithic systems, and it partly is made up of universal serial bus transceiver 3,8051 cores 4, first in first out buffering (FIFO) 5 and 6 four of random access memorys (RAM).When test, at first universal serial bus transceiver 3 is used for finishing USB (universal serial bus) test fixture 2 and receives and send data from bus.Receiving and send data by 5 pairs of first in first out bufferings then cushions.When receiving data and be full of first in first out and cushion 5, can produce look-at-me and notify 8051 cores, 4,8051 cores 4 to obtain control first in first out buffering 5 to carry out data transmission after the respective interrupt signals with random access memory 6.Equally, when needs when USB (universal serial bus) 7 sends data, 8051 cores 4 can be sent to the data on the random access memory 6 first in first out buffering 5, and issue first in first out and cushion 5 control signals, to send data to USB (universal serial bus) 7 by universal serial bus transceiver 3.Time of 1 of personal computer device record test cost, and according to the transfer rate of data quantity transmitted size computer general universal serial bus, and write down these data and draw the velocity test result.
Yet, as seen from Figure 1, when carrying out USB data transfer, data can flow through universal serial bus transceiver 3, first in first out buffering 5, random access memory 6 and 8051 cores 4.Universal serial bus transceiver 3 is automatic transceive data, can not influence test speed, but other parts are relevant with the concussion frequency of 8051 cores 4, and, 8051 cores 4 carry out data transmission with random access memory 6 because being responsible for control first in first out buffering 5, therefore data move and can spend the oversize unnecessary time, and then data rate is made a big impact.Find that according to the actual speed test result owing to be subjected to the restriction of USB (universal serial bus) anchor clamps 2, whole test speed is very low, test speed probably has only about 40Mbps.And the speed of present widely used USB2.0 standard reaches 480Mbps, and therefore actual test speed is well below the upper limit 480Mbps of agreement.If with such system data that to test one group of size be the 40MB byte, then probably need 8s to finish once test.If further need the USB anchor clamps data to be stored and processing such as forwarding, the time that in fact needs will reach 66s.
In addition, find that it is unit that data transmission adopts the big or small 1k byte with the first in first out buffering 5 of USB (universal serial bus) test fixture 2, and data are divided into repeatedly transmission by analyzing personal computer application program.If the byte of transmission data is bigger, then data will be transmitted in user's attitude and kernel mode continually repeatedly in system.Frequent call api function and can cause system to receive after the transmission requests of application program, can not satisfy the demands at once, need wait for a period of time could return results, will cause the transmission speed fluctuation like this.Especially when system load was big, speed just might fluctuate up and down.Load owing to have different central processing units on the uniform machinery, so transfer rate can be according to different central processing units loads and fluctuation up and down, the highest and minimum transfer rate numerical value differs more than 50 times.Because the central processing unit load can cause the erroneous judgement of test procedure to USB (universal serial bus) device quality to the influence of test speed, will bring some unnecessary loss to production line like this.
Summary of the invention
Technical matters to be solved by this invention is to provide a kind of universal serial bus device test system and method, to improve the test rate and the stable testing of USB (universal serial bus).
To achieve these goals, the invention provides a kind of universal serial bus device test system, be applied in computer installation and the USB (universal serial bus) test fixture, in order to carry out the velocity test of USB (universal serial bus) test fixture to the USB (universal serial bus) of computer installation, this speed testing system comprises universal serial bus transceiver and little processing and control element (PCE), be arranged in the USB (universal serial bus) test fixture, wherein speed testing system also includes: test data input buffering, test data output buffering and distribution module; In this, this test data input buffering is to be connected between universal serial bus transceiver and the little processing and control element (PCE), cushion in order to the velocity test data that universal serial bus transceiver is received from the USB (universal serial bus) of computer installation, and when the velocity test data are full of the test data input buffering, send a look-at-me to little processing and control element (PCE), and then little processing and control element (PCE) abandons the velocity test data and replys an answer logo according to look-at-me; Test data output buffering is connected between universal serial bus transceiver and the little processing and control element (PCE), in order to receive the answer logo that little processing and control element (PCE) is replied, and, finish the velocity test of the USB (universal serial bus) of computer installation with affirmation by the test procedure of universal serial bus transceiver transmission answer logo to computer installation; Distribution module then is arranged in the test procedure of computer installation, in order to the memory buffer size of Distribution Calculation machine end, and then adjusts the unit of transfer of these velocity test data.
In preferred embodiment, the memory buffer size of computer installation end that can module assigns is 64KB, comes the velocity test of the USB (universal serial bus) of object computer device to store two USB (universal serial bus) request block packages.
In addition, the invention provides a kind of universal serial bus device test method, be applied in a computer installation and the USB (universal serial bus) test fixture, in order to carry out the velocity test of USB (universal serial bus) test fixture to the USB (universal serial bus) of computer installation, wherein, the velocity test method comprises following steps: the memory buffer size of Distribution Calculation machine end, with the unit of transfer of the velocity test data of the USB (universal serial bus) of adjusting computer installation; When the velocity test data from the memory buffer of computer installation end are full of the test data buffering of USB (universal serial bus) test fixture, send the little processing and control element (PCE) of a look-at-me to the USB (universal serial bus) test fixture; Little processing and control element (PCE) abandons velocity test data in the test data buffering according to look-at-me, and replys the test data output buffering of an answer logo to the USB (universal serial bus) test fixture; And this answer logo of pass test data output buffering transmission is finished the velocity test of the USB (universal serial bus) of computer installation with affirmation to the test procedure of computer installation.
Equally in preferred embodiment, can be in the step of the memory buffer size of Distribution Calculation machine end, the memory buffer size of institute's distribution calculation machine end is 64KB, comes the velocity test of the USB (universal serial bus) of object computer device to store two USB (universal serial bus) request block packages.
In sum, the advantage of universal serial bus device test system of the present invention and method is:
1, the code of retention data bulk transfer of the present invention, by only an answer logo being handled to confirm finishing of data transmission, and then eliminate the unnecessary time that data between the turnover buffering earlier of prior art and the random access memory move cost, remove in the hardware firmware the step of influential test transfer rate, to improve the test rate of USB (universal serial bus).
2, the present invention passes through the unit of transfer of the memory buffer size of Distribution Calculation machine with the velocity test data of the USB (universal serial bus) of adjustment computer installation, and then can reduce the frequency of calling of application programming interface (API), obtain stable USB (universal serial bus) test speed.
Describe the present invention below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Description of drawings
Fig. 1 is the hardware configuration calcspar of the universal serial bus device test system of prior art;
Fig. 2 is the hardware configuration calcspar of universal serial bus device test system of the present invention;
Fig. 3 be USB (universal serial bus) transmission speed and computer installation the application buffer size concern chart; And
Fig. 4 is the flow chart of steps of universal serial bus device test method of the present invention.
Wherein, Reference numeral:
1 computer installation, 2 USB (universal serial bus) test fixtures
3 universal serial bus transceiver, 4 8051 cores
5 first in first out cushion 6 random access memorys
7 USB (universal serial bus), 10 computer installations
12 distribution module 17 are used serial bus interface
20 USB (universal serial bus) test fixtures, 30 universal serial bus transceiver
40 little processing and control element (PCE) 50 first in first out bufferings
52 test data input bufferings, 54 test datas output buffering
60 serial interface engine
The internal memory buffer size of step 101 Distribution Calculation machine end is with the unit of transfer of the velocity test data of the USB of adjusting computer installation
Step 102 is passed through the USB transceiver reception of USB from the USB velocity test data of the internal memory buffering of computer installation end
Step 103 transmission speed test data is to test data input buffering
Step 104 sends an interrupt signal to a little processing and control element (PCE) of USB test fixture when the velocity test data are full of the test data buffering
The little processing and control element (PCE) of step 105 abandons the velocity test data in the test data buffering according to interrupt signal and replys an answer logo to test data output buffering
Step 106 transmits answer logo to the test program of computer installation by test data output buffering, USB transceiver, finishes the velocity test of the USB of computer installation with affirmation
Embodiment
Please refer to Fig. 2, be expressed as the hardware configuration calcspar of universal serial bus device test system of the present invention among the figure.As shown in the figure, the hardware of universal serial bus device test system of the present invention also is divided into computer installation 10 and 20 two parts of USB (universal serial bus) test fixture, to cooperate the velocity test of the USB (universal serial bus) of carrying out 20 pairs of computer installations 10 of USB (universal serial bus) test fixture.Computer installation 10 is realized the mutual transmission of velocity test data by the bus of USB (universal serial bus) 17 and USB (universal serial bus).
USB (universal serial bus) test fixture 20 of the present invention comprises a universal serial bus transceiver 30, serial interface engine 60, first in first out buffering 50 and little processing and control element (PCE), for example 8051 core processor monolithic systems.Compare with the USB (universal serial bus) test fixture of prior art, universal serial bus transceiver 30 of the present invention and serial interface engine 60 are carried out identical functions.Promptly when test, at first universal serial bus transceiver 30 is passed through the velocity test data of the bus transmitting-receiving of USB (universal serial bus) 17 and USB (universal serial bus) from computer installation 10, finish the serial/parallel bi-directional conversion of USB (universal serial bus) test data then by serial interface engine 60, and finish the position filling/position backfill etc. of USB (universal serial bus) data stream according to USB 2.0 standards.
As shown in Figure 2, first in first out buffering 50 of the present invention comprises a test data input buffering 52 and test data output buffering 54, is connected in side by side between serial interface engine 60 and the little processing and control element (PCE) 40.Wherein test data input buffering 52 cushions in order to the velocity test data from the USB (universal serial bus) of computer installation 10 that universal serial bus transceiver 30 is received, and wherein symbol D+, D-represent that universal serial bus transceiver 30 is used to export and receive the differential signal of data.When the velocity test data riddled in the test data input buffering 52, buffer zone can send a look-at-me to little processing and control element (PCE) 40,8051 cores that for example provide among the embodiment.8051 cores discard the velocity test data after receiving this look-at-me, and reply an answer logo and send into test data output buffering 54.Test data output buffering 54 is in order to receive the answer logo that little processing and control element (PCE) 40 is replied, and bus and interface by serial interface engine 60, universal serial bus transceiver 50 and USB (universal serial bus), and then transmit answer logo to the test procedure of computer installation 10.
By improvement to the USB (universal serial bus) test fixture, and then make little processing and control element (PCE) after the look-at-me of accepting the first in first out buffering, by only keeping the code of bulk transfer, need the USB (universal serial bus) test fixture to the mobile data processing of the bus of USB (universal serial bus) prior art, be converted into the processing of the answer logo that operation is finished now.Eliminated and carried out the bottleneck of data when moving between former first in first out buffering and the random access memory, so just just solved computer installation and the unmatched problem of USB (universal serial bus) test fixture speed basically, thereby improved transfer rate.
In addition, as shown in the figure, universal serial bus device test system of the present invention also comprises a distribution module 12, is arranged in the test procedure of computer installation 10, in order to the memory buffer size of Distribution Calculation machine 10 ends, and then adjust the unit of transfer of these velocity test data.
The USB (universal serial bus) test macro of prior art cushions at storage allocation, be that the data buffer size is that size with the first in first out of USB (universal serial bus) test fixture buffering is a foundation, set up equirotal buffering with hope in USB (universal serial bus) test fixture and computer installation end, being unlikely to occur data in which side wait loses time, but do not consider the processing power of computer installation like this, in fact since the time that the powerful processing power of computer installation spends with USB (universal serial bus) test fixture swap data the time be not a lot, but when invokes application design interface (API) function, when carrying out exchanges data, kernel mode and user's attitude spent a lot of times.Therefore, behind the big small test through a large amount of adjustment memory buffers, we have summed up relevant test figure and have drawn the chart of the application buffer size of USB (universal serial bus) transmission speed and computer installation, as shown in Figure 3.
Fig. 3 show USB (universal serial bus) transmission speed and computer installation the application buffer size concern chart.As can be seen from Figure 3, when buffer size was 32KB, transfer rate was about 210Mbps, and this numeral was greatly improved with comparing in the past, and when 32KB expands as 64KB, transfer rate is decline to some extent on the contrary.This is because be subject to bus bandwidth and concrete universal serial bus device chip, and the simple buffering that enlarges can not unrestrictedly be dealt with problems.USB (universal serial bus) is transmitted in the stages such as being embodied as foundation that each transmission all will comprise USB (universal serial bus) request block package (URB), sending in the operating system, recovery, data preparation, and these times do not produce valid data.
Therefore, in order to accelerate data processing speed, set the kernel mode internal memory by distribution module 12, with the data buffer size of Distribution Calculation machine 10 ends, the test data of store generic universal serial bus request block package is come the velocity test of the USB (universal serial bus) of object computer device 10.Preferably, the memory buffer size that distribution module 12 is set is 64KB, to load two USB (universal serial bus) request block packages.By setting up two USB (universal serial bus) request block packages, processing speed that can speeding up data transmission.When waiting for that a USB (universal serial bus) request block package is recovered, another USB (universal serial bus) request block package of Initiation, and after recovery, at once it is sent.Therefore, the data field maximum of these two USB (universal serial bus) request block packages can only be half of kernel mode internal memory, 32KB just, just can only handle a wherein USB (universal serial bus) request block package if surpassed, wait for this USB (universal serial bus) request block package handle discharge resource could the other USB (universal serial bus) request block package of Initiation.This also matches with above-mentioned test findings,, does not operate at full capacity during less than 32KB in the data buffer, and along with the expansion of buffer zone, transfer rate also begins to improve, and usefulness is the highest when reaching 32KB.But owing to can not work simultaneously because of two USB (universal serial bus) request block packages after surpassing 32KB, so transfer rate begins to descend.
Certainly, it is pointed out that it is between the 32K to 64K that distribution module 12 also can be set kernel mode memory buffer size, only in order to the storage of a USB (universal serial bus) request block package, memory buffer distribution of the present invention is not limited to the foregoing description.Therefore, distribution module 12 is by the memory buffer size of suitable allocation computer installation 10 ends, come the unit of transfer of governing speed test data, and then the corresponding application programming interface function calls number of times that reduced, reduced the degree of dependence of transfer rate, improved the stability of velocity test the central processing unit utilization factor.
Please refer to Fig. 4 now, this figure is the flow chart of steps of universal serial bus device test method of the present invention, as shown in the figure, universal serial bus device test method of the present invention comprises following steps: step 101, at first, the memory buffer size of Distribution Calculation machine end, with dispensing rate test data buffer size, and then the unit of transfer of the velocity test data of the USB (universal serial bus) of adjustment computer installation; Step 102, the transceiver of USB (universal serial bus) test fixture receive the velocity test data of the memory buffer that is stored in the computer installation end by the bus of USB (universal serial bus) from the USB (universal serial bus) of computer installation.Afterwards, step 103, with this velocity test data transmission to the test data input buffering, step 104, when being full of the test data buffering, the velocity test data send the little processing and control element (PCE) of a look-at-me to the USB (universal serial bus) test fixture, step 105, little processing and control element (PCE) abandons velocity test data in the test data buffering according to this look-at-me, then replys answer logo that an expression transmission finishes to test data output buffering.Thereupon, step 106, pass test data output buffering, universal serial bus transceiver transmit answer logo to the test procedure of computer installation, the computer installation termination receives and promptly thinks finishing of transmission this time behind this answer logo, and then confirms to finish the velocity test of the USB (universal serial bus) of computer installation.
Here little processing and control element (PCE) is not handled this test data after receiving look-at-me, but be converted to processing to complement mark, thereby saved the step that the control test data is transmitted between first in first out buffering and random access memory, improved transfer rate.
In addition, in the step of the memory buffer size of Distribution Calculation machine end, preferably institute's storage allocation buffering is 64K, to load two USB (universal serial bus) request block packages.Perhaps storage allocation dashes for 332K, to load a USB (universal serial bus) request block package.Thus, universal serial bus testing method of the present invention not only improves the transmission speed of USB (universal serial bus) of computer installation to 230Mbps, and has improved the stability of its velocity test largely.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of claim of the present invention.
Claims (4)
1. universal serial bus device test system, it is characterized in that, be applied in a computer installation and the USB (universal serial bus) test fixture, in order to carry out the velocity test of this USB (universal serial bus) test fixture to the USB (universal serial bus) of this computer installation, this speed testing system comprises a universal serial bus transceiver and a little processing and control element (PCE), be arranged in this USB (universal serial bus) test fixture, wherein this speed testing system also includes:
One test data input buffering, be connected between this universal serial bus transceiver and this little processing and control element (PCE), cushion in order to the velocity test data that this universal serial bus transceiver is received from the USB (universal serial bus) of this computer installation, and when these velocity test data are full of this test data input buffering, send a look-at-me to this little processing and control element (PCE), and then this little processing and control element (PCE) abandons these velocity test data and replys an answer logo according to this look-at-me;
One test data output buffering, be connected between this universal serial bus transceiver and this little processing and control element (PCE), in order to receive this answer logo that this little processing and control element (PCE) is replied, and transmit the test procedure of this answer logo to this computer installation by this universal serial bus transceiver, with the velocity test of the USB (universal serial bus) of confirming to finish this computer installation; And
One distribution module is arranged in the test procedure of this computer installation, in order to distributing the memory buffer size of this computer installation end, and then adjusts the unit of transfer of these velocity test data.
2. universal serial bus device test system according to claim 1, it is characterized in that, the memory buffer size of this computer installation end of this module assigns is 64KB, carries out the velocity test of the USB (universal serial bus) of this computer installation to store two USB (universal serial bus) request block packages.
3. universal serial bus device test method, it is characterized in that, be applied in a computer installation and the USB (universal serial bus) test fixture, in order to carry out the velocity test of this USB (universal serial bus) test fixture to the USB (universal serial bus) of this computer installation, wherein this velocity test method comprises following steps:
The memory buffer size of distributing this computer installation end is with the unit of transfer of the velocity test data of the USB (universal serial bus) of adjusting this computer installation;
When the velocity test data from the memory buffer of this computer installation end are full of the test data buffering of this USB (universal serial bus) test fixture, send the little processing and control element (PCE) of a look-at-me to this USB (universal serial bus) test fixture;
This little processing and control element (PCE) abandons these velocity test data in this test data buffering according to this look-at-me, and replys the test data output buffering of an answer logo to this USB (universal serial bus) test fixture; And
Transmit this answer logo to the test procedure of this computer installation by this test data output buffering, finish the velocity test of the USB (universal serial bus) of this computer installation with affirmation.
4. universal serial bus device test method according to claim 3, it is characterized in that, the memory buffer size of this computer installation end that distributes is 64KB, carries out the velocity test of the USB (universal serial bus) of this computer installation in order to store two USB (universal serial bus) request block packages.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101121348A CN100492308C (en) | 2006-08-11 | 2006-08-11 | universal serial bus speed testing system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101121348A CN100492308C (en) | 2006-08-11 | 2006-08-11 | universal serial bus speed testing system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101122879A true CN101122879A (en) | 2008-02-13 |
| CN100492308C CN100492308C (en) | 2009-05-27 |
Family
ID=39085219
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101121348A Expired - Fee Related CN100492308C (en) | 2006-08-11 | 2006-08-11 | universal serial bus speed testing system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100492308C (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103176119A (en) * | 2011-12-23 | 2013-06-26 | 上海华虹Nec电子有限公司 | USB (Universal Serial Bus) chip silicon wafer level automatic test device and test method |
| TWI413905B (en) * | 2010-03-24 | 2013-11-01 | Inventec Corp | Apparatus for testing usb ports |
| CN104268054A (en) * | 2014-10-21 | 2015-01-07 | 中怡(苏州)科技有限公司 | USB (Universal Serial Bus) interface test device and test method |
| CN104598415A (en) * | 2014-11-27 | 2015-05-06 | 英业达科技有限公司 | Universal serial bus (USB) test fixture |
| CN104679620A (en) * | 2013-11-28 | 2015-06-03 | 英业达科技有限公司 | Hot swapping/hot plugging device and method for conducting automatic switching of protocols to establish and test data channel |
| CN112260896A (en) * | 2020-10-16 | 2021-01-22 | 山东云海国创云计算装备产业创新中心有限公司 | Network transmission testing method, device, equipment and readable storage medium |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6829726B1 (en) * | 2000-03-06 | 2004-12-07 | Pc-Doctor, Inc. | Method and system for testing a universal serial bus within a computing device |
| US20020104046A1 (en) * | 2001-01-31 | 2002-08-01 | Mohammad Saleem C. | Method and system for automatically testing a universal serial bus peripheral design |
| CN1293472C (en) * | 2003-03-14 | 2007-01-03 | 联想(北京)有限公司 | Artificial tester of universal series bus power circuit |
| CN100346329C (en) * | 2005-04-30 | 2007-10-31 | 哈尔滨工业大学 | Zero greeve controller with universal series bus interface |
-
2006
- 2006-08-11 CN CNB2006101121348A patent/CN100492308C/en not_active Expired - Fee Related
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI413905B (en) * | 2010-03-24 | 2013-11-01 | Inventec Corp | Apparatus for testing usb ports |
| CN103176119A (en) * | 2011-12-23 | 2013-06-26 | 上海华虹Nec电子有限公司 | USB (Universal Serial Bus) chip silicon wafer level automatic test device and test method |
| CN104679620A (en) * | 2013-11-28 | 2015-06-03 | 英业达科技有限公司 | Hot swapping/hot plugging device and method for conducting automatic switching of protocols to establish and test data channel |
| CN104268054A (en) * | 2014-10-21 | 2015-01-07 | 中怡(苏州)科技有限公司 | USB (Universal Serial Bus) interface test device and test method |
| CN104598415A (en) * | 2014-11-27 | 2015-05-06 | 英业达科技有限公司 | Universal serial bus (USB) test fixture |
| CN112260896A (en) * | 2020-10-16 | 2021-01-22 | 山东云海国创云计算装备产业创新中心有限公司 | Network transmission testing method, device, equipment and readable storage medium |
| CN112260896B (en) * | 2020-10-16 | 2022-05-10 | 山东云海国创云计算装备产业创新中心有限公司 | Network transmission testing method, device, equipment and readable storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100492308C (en) | 2009-05-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101122879A (en) | Universal serial bus speed testing system and method | |
| CN100451975C (en) | System and method for implementing packet combined treatment by multi-core CPU | |
| US20090259786A1 (en) | Data transfer system and method for host-slave interface with automatic status report | |
| US20050240688A1 (en) | Efficient data transfer from an ASIC to a host using DMA | |
| CN100517284C (en) | Method and device for external controlling DMA controller | |
| JP2002530744A (en) | Communication system and method with multi-level connection identification | |
| CN101930416A (en) | Hardware assisted inter-processor communication | |
| CN112035388B (en) | High-performance encryption and decryption method based on PCI-e channel | |
| US8335867B1 (en) | Method and apparatus for reducing host processor activity during interaction with peripheral devices | |
| CN113079113B (en) | Data transmission device and data transmission system | |
| CN114020662B (en) | Bridging module, data transmission system and data transmission method | |
| CN101562559A (en) | Method and device for serial Rapid IO line data transmission | |
| JPH08116348A (en) | High-speed communication device | |
| US20040225822A1 (en) | Bus connection circuit and bus connection system | |
| US8090893B2 (en) | Input output control apparatus with a plurality of ports and single protocol processing circuit | |
| CN101901199A (en) | Method and system for data transparent transmission | |
| CN113886310B (en) | Bridging module, data transmission system and data transmission method | |
| US10095643B2 (en) | Direct memory access control device for at least one computing unit having a working memory | |
| CN112131154A (en) | DMA transmission control method for dynamically matching channel and service | |
| US7610415B2 (en) | System and method for processing data streams | |
| CN101521960B (en) | Communication method, device and system between baseband and coprocessor | |
| CN109828944B (en) | Communication method and communication system | |
| CN113360130A (en) | Data transmission method, device and system | |
| US20060020721A1 (en) | Configurable ping-pong buffers for USB buffer descriptor tables | |
| CN102984599B (en) | Based on video acquisition transmitting device and the method for RapidIO protocol network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20191223 Address after: No. 99, University Road, high tech Zone, Xuzhou City, Jiangsu Province Patentee after: XUZHOU LIFANG ELECTROMECHANICAL EQUIPMENT MANUFACTURING CO., LTD. Address before: Taipei City, Taiwan, China Patentee before: Yingda Co., Ltd. |
|
| TR01 | Transfer of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090527 Termination date: 20190811 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |