[go: up one dir, main page]

CN101005097A - Semiconductor piezoresistive sensor and method of operation thereof - Google Patents

Semiconductor piezoresistive sensor and method of operation thereof Download PDF

Info

Publication number
CN101005097A
CN101005097A CN 200610005063 CN200610005063A CN101005097A CN 101005097 A CN101005097 A CN 101005097A CN 200610005063 CN200610005063 CN 200610005063 CN 200610005063 A CN200610005063 A CN 200610005063A CN 101005097 A CN101005097 A CN 101005097A
Authority
CN
China
Prior art keywords
semiconductor
piezoresistive
voltage
suspension film
piezoresistive sensor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 200610005063
Other languages
Chinese (zh)
Inventor
谢协伸
张恒中
李政璋
梁朝睿
陈煌坤
邢泰刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Delta Electronics Inc
Original Assignee
Delta Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Delta Electronics Inc filed Critical Delta Electronics Inc
Priority to CN 200610005063 priority Critical patent/CN101005097A/en
Publication of CN101005097A publication Critical patent/CN101005097A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Measuring Fluid Pressure (AREA)
  • Pressure Sensors (AREA)

Abstract

A semiconductor piezoresistive sensor is electrically connected with a circuit and comprises a semiconductor substrate, at least one piezoresistive element and a conductive material layer. The semiconductor substrate comprises a suspension film and a substrate, and the substrate is arranged adjacent to the periphery of the suspension film; the piezoresistive component is arranged in the suspension film and is electrically connected with the circuit; the conductive material layer is electrically connected with the suspension film.

Description

半导体压阻式传感器及其操作方法Semiconductor piezoresistive sensor and method of operation thereof

技术领域technical field

本发明涉及一种半导体传感器,特别是涉及一种半导体压阻式传感器及其操作方法。The invention relates to a semiconductor sensor, in particular to a semiconductor piezoresistive sensor and an operating method thereof.

背景技术Background technique

压力传感器被广泛地应用于各领域,其中压力量测的原理依据应用领域及需求之不同包括有压阻式(piezoresistive type)、压电式(piezoelectric type)及电容式(capacitive type)。其中,压阻式传感器具有高输出电压与高灵敏度等优点,其利用材料之电阻值会随应力作用而改变之效应作为量测原理。Pressure sensors are widely used in various fields, and the principle of pressure measurement includes piezoresistive type, piezoelectric type and capacitive type according to different application fields and requirements. Among them, the piezoresistive sensor has the advantages of high output voltage and high sensitivity, and uses the effect that the resistance value of the material changes with the stress as the measurement principle.

请参照图1所示,为一种习知半导体压阻式传感器1之剖面示意图,半导体压阻式传感器1包括一半导体基材10、一压阻组件11以及一电路12,其中半导体基材10(例如单晶硅基材)包括一悬膜(diaphram)101与一基材(base)102。基材102用以固定悬膜101之两端,而压阻组件11设置于悬膜101内,用以作为半导体压阻式传感器1的感测组件。电路12与压阻组件11电性连接,且电路12例如包括一互补式金氧半导体(MOS)、桥式电路、放大电路或逻辑电路等,用以接收并处理压阻组件11所输出的讯号。Please refer to FIG. 1, which is a schematic cross-sectional view of a conventional semiconductor piezoresistive sensor 1. The semiconductor piezoresistive sensor 1 includes a semiconductor substrate 10, a piezoresistive component 11 and a circuit 12, wherein the semiconductor substrate 10 (eg single crystal silicon substrate) includes a diaphragm 101 and a base 102 . The base material 102 is used to fix both ends of the suspension film 101 , and the piezoresistive element 11 is disposed in the suspension film 101 to serve as a sensing element of the semiconductor piezoresistive sensor 1 . The circuit 12 is electrically connected to the piezoresistive element 11, and the circuit 12 includes, for example, a complementary metal oxide semiconductor (MOS), a bridge circuit, an amplifier circuit or a logic circuit, etc., for receiving and processing the signal output by the piezoresistive element 11 .

半导体基材10可为一n-型半导体,再藉由扩散或是离子注入工艺形成一p-型压阻组件11,于此,半导体基材10与压阻组件11之接面形成一p-n结(junction)。如图1所示,压阻组件11之两端可分别与一p+型内连接(interconnect)组件13电性连接,电路12则藉由覆盖于半导体基材10表面之一绝缘层14所开设之一开口141与p+型内连接组件13电性连接。The semiconductor substrate 10 can be an n-type semiconductor, and a p-type piezoresistive element 11 is formed by diffusion or ion implantation process, where the junction between the semiconductor substrate 10 and the piezoresistive element 11 forms a p-n junction (junction). As shown in FIG. 1, both ends of the piezoresistive element 11 can be electrically connected to a p+ type interconnect (interconnect) element 13 respectively, and the circuit 12 is opened by an insulating layer 14 covering the surface of the semiconductor substrate 10. An opening 141 is electrically connected to the p+-type internal connection element 13 .

承上所述,当施加一电压V于半导体压阻式传感器1时,在p-型压阻组件11下方形成负空间电荷(negative space charge),此负空间电荷会随时间而漂动,而造成压阻组件11之电阻值随时间改变,进而使压阻组件11输出讯号随时间漂移(drift)。另外,因覆盖压阻组件11之绝缘层14材质会束缚一些正表面电荷,由于正表面电荷亦会随时间漂动而使压阻组件11之电阻值随时间改变的现象更加严重,进而降低压阻组件11输出讯号之准确度。As mentioned above, when a voltage V is applied to the semiconductor piezoresistive sensor 1, a negative space charge (negative space charge) is formed under the p-type piezoresistive element 11, and the negative space charge will drift with time, and The resistance value of the piezoresistive element 11 changes with time, and the output signal of the piezoresistive element 11 drifts with time. In addition, because the material of the insulating layer 14 covering the piezoresistive element 11 will bind some positive surface charges, since the positive surface charge will also drift with time, the phenomenon that the resistance value of the piezoresistive element 11 changes with time is more serious, thereby reducing the voltage. The accuracy of the output signal of the resistance component 11.

为解决上述之问题,如图2所示,习知技术于半导体基材10上形成一n+型掺杂区15,再于n+型掺杂区15施以一适当电压使p-n结形成逆向偏压(reverse bias),因而限制电流于压阻组件11内部,从而改善因漏电流而降低半导体压阻式传感器1量测之准确度的现象。然而,在一般习用p-型压阻组件11的制作过程中,于n-型半导体基材10上形成n+型掺杂区15需增加额外的工序步骤与成本例如光罩、掺杂及热扩散等。In order to solve the above-mentioned problems, as shown in Figure 2, the conventional technology forms an n+ type doped region 15 on the semiconductor substrate 10, and then applies an appropriate voltage to the n+ type doped region 15 to make the p-n junction form a reverse bias (reverse bias), thus limiting the current inside the piezoresistive component 11, thereby improving the phenomenon of reducing the measurement accuracy of the semiconductor piezoresistive sensor 1 due to leakage current. However, in the production process of the conventional p-type piezoresistive device 11, forming the n+-type doped region 15 on the n-type semiconductor substrate 10 requires additional process steps and costs such as photomask, doping and thermal diffusion. wait.

有鉴于此,如何提供一种工序简单且能够有效改善压阻组件之电阻值随时间改变的现象,实为重要课题之一。In view of this, how to provide a simple process that can effectively improve the phenomenon that the resistance value of the piezoresistive element changes with time is one of the important issues.

发明内容Contents of the invention

因此,为解决上述问题,本发明提供一种半导体压阻式传感器及其操作方法藉由简易工序步骤,降低制造成本,并有效提高半导体压阻式传感器量测之准确度。Therefore, in order to solve the above-mentioned problems, the present invention provides a semiconductor piezoresistive sensor and its operation method, which can reduce the manufacturing cost and effectively improve the measurement accuracy of the semiconductor piezoresistive sensor through simple process steps.

根据本发明的目的,提出另一种半导体压阻式传感器与一电路电性连接,其包括一半导体基材、至少一压阻组件以及一导电材料层。半导体基材包括一悬膜与一基材,基材邻设于悬膜周缘;压阻组件设置于悬膜内,并与电路电性连接;导电材料层与悬膜电性连接。According to the object of the present invention, another semiconductor piezoresistive sensor is provided that is electrically connected to a circuit, which includes a semiconductor substrate, at least one piezoresistive element, and a conductive material layer. The semiconductor base material includes a suspension film and a base material. The base material is adjacent to the periphery of the suspension film; the piezoresistive component is arranged in the suspension film and electrically connected with the circuit; the conductive material layer is electrically connected with the suspension film.

根据本发明的另一目的,提出一种半导体压阻式传感器系与一电路电性连接,其包括一半导体基材、至少一压阻组件、一绝缘层以及一遮蔽层。半导体基材包括一悬膜与一基材,基材邻设于悬膜周缘;压阻组件设置于悬膜内,并与电路电性连接;绝缘层设置于半导体基材之上且覆盖压阻组件;遮蔽层设置于绝缘层之上,且覆盖至少部分之绝缘层,并与悬膜电性连接。According to another object of the present invention, a semiconductor piezoresistive sensor is provided that is electrically connected to a circuit, which includes a semiconductor substrate, at least one piezoresistive element, an insulating layer, and a shielding layer. The semiconductor substrate includes a suspension film and a base material. The base material is adjacent to the periphery of the suspension film; the piezoresistive component is arranged in the suspension film and electrically connected with the circuit; the insulating layer is arranged on the semiconductor substrate and covers the piezoresistor Component; the shielding layer is disposed on the insulating layer, covers at least part of the insulating layer, and is electrically connected to the suspension film.

为达上述目的,依据本发明之一种半导体压阻式传感器之操作方法包括下列步骤:施加一第一电压于电路以及施加一第二电压于导电材料层,其中当第一电压减掉第二电压所得之值小于压阻组件与悬膜之间的一导通电压时,压阻组件与悬膜之一接面便可形成一逆向偏压或使该接面不导通。In order to achieve the above object, a method of operating a semiconductor piezoresistive sensor according to the present invention includes the following steps: applying a first voltage to the circuit and applying a second voltage to the conductive material layer, wherein when the first voltage minus the second When the obtained value of the voltage is less than a conduction voltage between the piezoresistive component and the suspension film, a junction of the piezoresistive unit and the suspension film can form a reverse bias voltage or make the junction non-conductive.

为达上述目的,依据本发明之另一种半导体压阻式传感器之操作方法包括下列步骤:施加一第一电压于电路,施加一第二电压于导电材料层以及施加一第三电压于遮蔽层,其中当第一电压减掉第二电压所得之值小于压阻组件与悬膜之间的一导通电压时,压阻组件与悬膜之一接面便可形成一逆向偏压或使该接面不导通。另外,第三电压用以稳定该压阻组件上方之一表面电位To achieve the above object, another semiconductor piezoresistive sensor operating method according to the present invention includes the following steps: applying a first voltage to the circuit, applying a second voltage to the conductive material layer and applying a third voltage to the shielding layer , wherein when the value obtained by subtracting the second voltage from the first voltage is less than a conduction voltage between the piezoresistive component and the suspension film, a junction between the piezoresistive component and the suspension film can form a reverse bias or make the The interface is not conductive. In addition, the third voltage is used to stabilize a surface potential above the piezoresistive element

为达上述目的,依据本发明之再一种半导体压阻式传感器之操作方法包括下列步骤:施加一第一电压于电路以及施加一第二电压于遮蔽层,其中,当第一电压减掉第二电压所得之值小于压阻组件与悬膜之间的一导通电压时,压阻组件与悬膜之一接面便可形成一逆向偏压或使该接面不导通。In order to achieve the above object, another semiconductor piezoresistive sensor operating method according to the present invention includes the following steps: applying a first voltage to the circuit and applying a second voltage to the shielding layer, wherein, when the first voltage minus the second voltage When the resulting value of the two voltages is less than a conduction voltage between the piezoresistive component and the suspension film, a junction between the piezoresistive component and the suspension film can form a reverse bias voltage or make the junction non-conductive.

承上所述,因依据本发明之一种半导体压阻式传感器及其操作方法系利用一导电材料层或一遮蔽层与半导体基材之悬膜电性连接,其中导电材料层与遮蔽层系分别由导电材质与非绝缘材质所构成,将此半导体压阻式传感器架构于一电路中,藉由施加于导电材料层或遮蔽层适当电压,使压阻组件与悬膜之接面形成一逆向偏压或使该接面不导通,所以限制电流于压阻组件内,进而改善压阻组件输出讯号随时间漂移之现象。与习知技术相较,本发明不需于半导体基材上形成与压阻组件不同型式之半导体掺杂区,所以有效简化工序步骤,降低制造成本,进而提高半导体压阻式传感器量测之准确度。Based on the above, a semiconductor piezoresistive sensor and its operating method according to the present invention utilize a conductive material layer or a shielding layer to electrically connect with the suspension film of the semiconductor substrate, wherein the conductive material layer and the shielding layer are It is composed of conductive material and non-insulating material respectively. The semiconductor piezoresistive sensor is constructed in a circuit. By applying an appropriate voltage to the conductive material layer or the shielding layer, the junction of the piezoresistive component and the suspension film forms a reverse direction. The bias voltage may make the junction non-conductive, so the current is limited in the piezoresistive device, thereby improving the phenomenon that the output signal of the piezoresistive device drifts with time. Compared with the conventional technology, the present invention does not need to form a semiconductor doped region different from the piezoresistive element on the semiconductor substrate, so the process steps are effectively simplified, the manufacturing cost is reduced, and the measurement accuracy of the semiconductor piezoresistive sensor is improved. Spend.

为让本发明之上述和其它目的、特征、和优点能更明显易懂,下文特举一较佳实施例,并配合所附图式,作详细说明如下:In order to make the above-mentioned and other purposes, features, and advantages of the present invention more clearly understood, a preferred embodiment is specifically cited below, together with the accompanying drawings, and is described in detail as follows:

附图说明Description of drawings

图1与图2为一种习知半导体压阻式传感器的剖面示意图。1 and 2 are schematic cross-sectional views of a conventional semiconductor piezoresistive sensor.

图3A与图3B为依据本发明第一实施例之一种半导体压阻式传感器的剖面示意图。3A and 3B are schematic cross-sectional views of a semiconductor piezoresistive sensor according to the first embodiment of the present invention.

图4A与图4B为依据本发明第二实施例之一种半导体压阻式传感器的剖面示意图。4A and 4B are schematic cross-sectional views of a semiconductor piezoresistive sensor according to a second embodiment of the present invention.

图5A与图5B为依据本发明第三实施例之一种半导体压阻式传感器的剖面示意图。5A and 5B are schematic cross-sectional views of a semiconductor piezoresistive sensor according to a third embodiment of the present invention.

具体实施方式Detailed ways

以下将参照相关图式,说明依据本发明较佳实施例之半导体压阻式传感器及其操作方法,其中相同的组件将以相同的参照符号加以说明。The semiconductor piezoresistive sensor and its operating method according to preferred embodiments of the present invention will be described below with reference to related drawings, wherein the same components will be described with the same reference symbols.

第一实施例first embodiment

请同时参照图3A与图3B,依据本发明第一实施例之一种半导体压阻式传感器2,其包括一半导体基材20、一绝缘层23、至少一压阻组件21、至少一内连接组件24以及一导电材料层22。半导体压阻式传感器2与一电路3电性连接,电路3例如是一桥式电路或一温度补偿电路。Please refer to FIG. 3A and FIG. 3B at the same time, according to a semiconductor piezoresistive sensor 2 according to the first embodiment of the present invention, it includes a semiconductor substrate 20, an insulating layer 23, at least one piezoresistive component 21, and at least one internal connection Component 24 and a conductive material layer 22 . The semiconductor piezoresistive sensor 2 is electrically connected to a circuit 3, such as a bridge circuit or a temperature compensation circuit.

半导体基材20包括一悬膜201与一基材202。基材202邻设于悬膜201周缘,在本实施例中,悬膜201为n型掺杂区,压阻组件21为p型掺杂区,详细来说,半导体基材20结构可由n-型外延层形成于p型晶片上所构成。其中n型掺杂剂例如是磷(phosphorus)、砷(arsenic)等,而p型掺杂剂例如是硼(boron)、镓(gallium)、二氟化硼(BF2)等。The semiconductor substrate 20 includes a suspension film 201 and a substrate 202 . The substrate 202 is adjacent to the periphery of the suspension film 201. In this embodiment, the suspension film 201 is an n-type doped region, and the piezoresistive component 21 is a p-type doped region. In detail, the structure of the semiconductor substrate 20 can be composed of n- The epitaxial layer is formed on a p-type wafer. The n-type dopant is phosphorous, arsenic, etc., and the p-type dopant is boron, gallium, boron difluoride (BF2), etc., for example.

压阻组件21设置于悬膜201内,并与电路3电性连接,在本实施例中,压阻组件21为一p-型压阻组件21,利用扩散或离子注入等工序,将p型掺杂剂注入悬膜201内。于所形成之p-型压阻组件21与悬膜201之n型掺杂区之间形成一P-N结,所以当一待测压力施加于悬膜201时,悬膜201产生形变而使压阻组件21的电阻值产生相对应的变化。而后,利用与压阻组件21电性连接之电路3便针对此一电阻值之变化进行讯号处理,例如讯号放大及进行温度补偿等,或者,更进一步并将接收到的电阻值变化量换算成相对应之待测压力大小并显示于一外接屏幕上。The piezoresistive component 21 is arranged in the suspension film 201 and is electrically connected with the circuit 3. In this embodiment, the piezoresistive component 21 is a p-type piezoresistive component 21, and the p-type piezoresistive component 21 is formed by diffusion or ion implantation. Dopants are injected into the suspension film 201 . A P-N junction is formed between the formed p-type piezoresistive component 21 and the n-type doped region of the suspension film 201, so when a pressure to be measured is applied to the suspension film 201, the suspension film 201 deforms to make the piezoresistive The resistance value of the component 21 changes accordingly. Then, use the circuit 3 electrically connected to the piezoresistive element 21 to perform signal processing on the change of the resistance value, such as signal amplification and temperature compensation, or further convert the received resistance value change into The corresponding pressure to be measured is displayed on an external screen.

绝缘层23设置于半导体基材20上且覆盖压阻组件21。绝缘层23之材质例如是氧化硅(silicon oxide)、氮化硅(silicon nitride)、氮氧化硅(silicon oxynitride)等或其组合。The insulating layer 23 is disposed on the semiconductor substrate 20 and covers the piezoresistive element 21 . The material of the insulating layer 23 is, for example, silicon oxide, silicon nitride, silicon oxynitride, etc. or a combination thereof.

本实施例之半导体压阻式传感器2更包括至少一内连接组件24,如图3A和图3B所示,半导体压阻式传感器2所包括之至少一内连接组件24例如是一第一内连接组件241与一第二内连接组件242,其分别电性连接于压阻组件21之两端,其中压阻组件21藉由第一内连接组件241与电路3电性连接,例如第一内连接组件241可用于与桥式电路中之其它组件连接(图未显示)。而绝缘层23藉由开设一开口231使电路3与第一内连接组件241电性连接。在本实施例中,内连接组件24例如是一p+型半导体层。The semiconductor piezoresistive sensor 2 of this embodiment further includes at least one interconnection component 24, as shown in Figure 3A and Figure 3B, the at least one interconnection component 24 that the semiconductor piezoresistive sensor 2 includes is, for example, a first interconnection Component 241 and a second internal connection component 242, which are electrically connected to both ends of the piezoresistive component 21, wherein the piezoresistive component 21 is electrically connected to the circuit 3 through the first internal connection component 241, for example, the first internal connection The component 241 can be used to connect with other components in the bridge circuit (not shown). The insulating layer 23 electrically connects the circuit 3 with the first internal connection component 241 by opening an opening 231 . In this embodiment, the interconnection component 24 is, for example, a p+ type semiconductor layer.

如图3A所示,导电材料层22设置于绝缘层23之上,藉由绝缘层23之另一开口232而使导电材料层22与悬膜201直接接触以电性连接,而悬膜201为原先之基材掺杂质浓度(N-)。导电材料层22与悬膜201接触之方式可为欧姆接触(ohmic contact)或肖特基接触(Schottky contact)。As shown in FIG. 3A, the conductive material layer 22 is disposed on the insulating layer 23, and the conductive material layer 22 is directly contacted with the suspension film 201 to be electrically connected through another opening 232 of the insulation layer 23, and the suspension film 201 is The original substrate dopant concentration (N-). The contact method between the conductive material layer 22 and the suspension film 201 can be ohmic contact or Schottky contact.

或者,如图3B所示,导电材料层22接触之区域为高掺杂质浓度区(p+)25。位于导电材料层22与悬膜201之间的p型掺杂区25,相对导电材料层22设置于悬膜201内,并藉由绝缘层23之开口232与导电材料层22形成欧姆接触或肖特基接触。p型掺杂区25所用之p型掺杂剂系为高掺杂浓度,故为p+型掺杂区。在此需特别注意的是,此一p+型掺杂区25并不需要外加额外的工序来达成,可在形成内连接组件24之工序中同时进行。Alternatively, as shown in FIG. 3B , the region in contact with the conductive material layer 22 is a high dopant concentration region (p+) 25 . The p-type doped region 25 between the conductive material layer 22 and the suspension film 201 is arranged in the suspension film 201 relative to the conductive material layer 22, and forms an ohmic contact or Xiao Teki contacts. The p-type dopant used in the p-type doped region 25 is a high doping concentration, so it is a p+-type doped region. It should be particularly noted here that the p+-type doped region 25 does not require additional steps to be achieved, and can be performed simultaneously in the process of forming the interconnection element 24 .

不论是图3A或是图3B之半导体压阻式传感器2,均可透过适当的施加一电压V1+来控制悬膜(N-)201的电位,使悬膜(N-)201之电位不致随时间漂移,其中电压V1+可为压阻组件21之桥式电路电压(ex.VB+)或其它高于传感器桥式电路电压之电压(ex.来自温度补偿电路之Vs+),使得压阻组件21与悬膜201之接面形成一逆向偏压(reverse bias)或使P-N结不导通(跨于PN结的电压小于导通电压),即可将电流限制在电阻组件内部并可控制悬膜201电位,更进一步,透过如此结构布局设计及安排,可达改善压阻式传感器2输出讯号时漂的目的。Whether it is the semiconductor piezoresistive sensor 2 shown in FIG. 3A or FIG. 3B, the potential of the suspension film (N-) 201 can be controlled by applying a voltage V1+ appropriately, so that the potential of the suspension film (N-) 201 will not follow the Time drift, wherein the voltage V1+ can be the bridge circuit voltage (ex. VB+) of the piezoresistive component 21 or other voltages (ex. Vs+ from the temperature compensation circuit) higher than the bridge circuit voltage of the sensor, so that the piezoresistive component 21 and The junction of the suspension film 201 forms a reverse bias (reverse bias) or makes the P-N junction non-conductive (the voltage across the PN junction is less than the conduction voltage), which can limit the current inside the resistance component and control the suspension film 201 Potential, further, through such a structural layout design and arrangement, the purpose of improving the time drift of the output signal of the piezoresistive sensor 2 can be achieved.

第二实施例second embodiment

请同时参照图4A与图4B,依据本发明第二实施例之一种半导体压阻式传感器4,其包括一半导体基材20、一绝缘层23、至少一压阻组件21、至少一内连接组件24以及一遮蔽层(Shield layer)26。半导体压阻式传感器4与一电路3电性连接,电路3例如是一桥式电路或一温度补偿电路。在本实施例中,半导体基材20、压阻组件21、内连接组件24、绝缘层23及电路3之结构特征、材质、设置方式、连接关系与功能皆如第一实施例所述,故不再赘述。Please refer to FIG. 4A and FIG. 4B at the same time. According to the second embodiment of the present invention, a semiconductor piezoresistive sensor 4 includes a semiconductor substrate 20, an insulating layer 23, at least one piezoresistive component 21, and at least one internal connection. Component 24 and a shield layer (Shield layer) 26. The semiconductor piezoresistive sensor 4 is electrically connected to a circuit 3, such as a bridge circuit or a temperature compensation circuit. In this embodiment, the structural features, materials, arrangement, connection relationship and functions of the semiconductor substrate 20, the piezoresistive component 21, the interconnection component 24, the insulating layer 23 and the circuit 3 are all as described in the first embodiment, so No longer.

本实施例与第一实施例之差异在于,遮蔽层26设置于绝缘层23之上,且覆盖至少部分之本实施例之半导体压阻式传感器4并不具有导电材料层22,但比第一实施例多了一遮蔽层26。遮蔽层26设置于绝缘层23之上,且覆盖至少部分之绝缘层23并与悬膜201电性连接,更详细说,绝缘层23开设一开口232,遮蔽层26则藉由开口232与悬膜201直接接触以电性连接,而悬膜201为原先之基材掺杂质浓度(N-),如图4A所示。遮蔽层26与悬膜201接触之方式可为欧姆接触(ohmic contact)或肖特基接触(Schottkycontact)。遮蔽层26之材质为非绝缘材质,且其之热膨胀系数(thermalcoefficient of expansion,TCE)较佳地为介于-15ppm/℃至+15ppm/℃。The difference between this embodiment and the first embodiment is that the shielding layer 26 is arranged on the insulating layer 23, and covers at least part of the semiconductor piezoresistive sensor 4 of this embodiment does not have a conductive material layer 22, but compared with the first In this embodiment, a shielding layer 26 is added. The shielding layer 26 is disposed on the insulating layer 23, and covers at least part of the insulating layer 23 and is electrically connected to the suspension film 201. In more detail, the insulating layer 23 opens an opening 232, and the shielding layer 26 is connected to the suspension film through the opening 232. The film 201 is in direct contact for electrical connection, and the suspension film 201 is at the original substrate dopant concentration (N-), as shown in FIG. 4A . The contact mode of the shielding layer 26 and the suspension film 201 can be an ohmic contact or a Schottky contact. The shielding layer 26 is made of non-insulating material, and its thermal coefficient of expansion (TCE) is preferably between -15ppm/°C to +15ppm/°C.

或者,如图4B所示,遮蔽层26接触之区域为高掺杂质浓度区(p+)25。位于遮蔽层26与悬膜201之间的p型掺杂区25,相对遮蔽层26设置于悬膜201内,并藉由绝缘层23之开口232与遮蔽层26形成欧姆接触或肖特基接触。p型掺杂区25所用之p型掺杂剂系为高掺杂浓度,故为p+型掺杂区。在此需特别注意的是,此一p+型掺杂区25并不需要外加额外的工序来达成,可在形成内连接组件24之工序中同时进行。Alternatively, as shown in FIG. 4B , the area in contact with the shielding layer 26 is a high dopant concentration area (p+) 25 . The p-type doped region 25 located between the shielding layer 26 and the suspension film 201 is arranged in the suspension film 201 relative to the shielding layer 26, and forms an ohmic contact or a Schottky contact with the shielding layer 26 through the opening 232 of the insulating layer 23 . The p-type dopant used in the p-type doped region 25 is a high doping concentration, so it is a p+-type doped region. It should be particularly noted here that the p+-type doped region 25 does not require additional steps to be achieved, and can be performed simultaneously in the process of forming the interconnection element 24 .

不论是图4A或是图4B之半导体压阻式传感器4,均可透过适当的施加一电压V2+来控制悬膜(N-)201的电位,使悬膜(N-)201之电位不致漂移。另外,透过遮蔽层26将绝缘层23下方的压阻组件21适当遮蔽,并施加电压V2+,以稳定压阻组件21上方的表面电位,使表面电位不致随时间漂移。其中电压V2+可为压阻组件21之桥式电路电压(如VB+)或其它高于传感器桥式电路电压之电压(如来自温度补偿电路之Vs+),使得压阻组件21与悬膜201之接面形成一逆向偏压(reverse bias)或使P-N结不导通(跨于PN结的电压小于导通电压),即可将电流限制在电阻组件内部并可控制悬膜201电位,更进一步,透过如此结构布局设计及安排,可达改善压阻式传感器4输出讯号时漂的目的。Whether it is the semiconductor piezoresistive sensor 4 shown in FIG. 4A or FIG. 4B, the potential of the suspension film (N-) 201 can be controlled by applying a voltage V2+ appropriately, so that the potential of the suspension film (N-) 201 will not drift . In addition, the piezoresistive element 21 under the insulating layer 23 is properly shielded through the shielding layer 26 , and the voltage V2+ is applied to stabilize the surface potential above the piezoresistive element 21 so that the surface potential will not drift with time. The voltage V2+ can be the bridge circuit voltage of the piezoresistive component 21 (such as VB+) or other voltages higher than the sensor bridge circuit voltage (such as Vs+ from the temperature compensation circuit), so that the connection between the piezoresistive component 21 and the suspension film 201 Form a reverse bias (reverse bias) or make the P-N junction non-conductive (the voltage across the PN junction is less than the conduction voltage), the current can be limited inside the resistance component and the potential of the suspension film 201 can be controlled. Further, Through such structural layout design and arrangement, the purpose of improving the time drift of the output signal of the piezoresistive sensor 4 can be achieved.

第三实施例third embodiment

请同时参照图5A与图5B,依据本发明第三实施例之一种半导体压阻式传感器5,其包括一半导体基材20、一绝缘层23、至少一压阻组件21、至少一内连接组件24、一导电材料层22以及一遮蔽层(Shield layer)26。半导体压阻式传感器5与一电路3电性连接,电路3例如是一桥式电路或一温度补偿电路。如图5B所示,半导体压阻式传感器2更包括一p型掺杂区25设置于22与悬膜201之间,在本实施例中,p型掺杂区25相对22设置于悬膜201内,并藉由绝缘层23之开口232与22形成欧姆接触或肖特基接触,其中p型掺杂区25系为高掺杂浓度,即p+型掺杂区。在本实施例中,半导体基材20、压阻组件21、内连接组件24、绝缘层23及电路3之结构特征、材质、设置方式、连接关系与功能皆如第一实施例所述,故不再赘述。Please refer to FIG. 5A and FIG. 5B at the same time, according to a semiconductor piezoresistive sensor 5 according to the third embodiment of the present invention, it includes a semiconductor substrate 20, an insulating layer 23, at least one piezoresistive component 21, and at least one internal connection Component 24, a conductive material layer 22 and a shield layer (Shield layer) 26. The semiconductor piezoresistive sensor 5 is electrically connected to a circuit 3, such as a bridge circuit or a temperature compensation circuit. As shown in FIG. 5B, the semiconductor piezoresistive sensor 2 further includes a p-type doped region 25 disposed between 22 and the suspension film 201. In this embodiment, the p-type doped region 25 is disposed on the suspension film 201 relative to 22. ohmic contact or Schottky contact is formed through the opening 232 and 22 of the insulating layer 23, wherein the p-type doped region 25 is a high doping concentration, that is, the p+-type doped region. In this embodiment, the structural features, materials, arrangement, connection relationship and functions of the semiconductor substrate 20, the piezoresistive component 21, the interconnection component 24, the insulating layer 23 and the circuit 3 are all as described in the first embodiment, so No longer.

本实施例与第一及第二实施例之差异在于,本实施例之半导体压阻式传感器5同时具有导电材料层22以及遮蔽层26。导电材料层22设置于绝缘层23之上,藉由绝缘层23之另一开口232而使导电材料层22与悬膜201直接接触以电性连接,而悬膜201为原先之基材掺杂质浓度(N-)。导电材料层22与悬膜201接触之方式可为欧姆接触(ohmic contact)或肖特基接触(Schottky contact),如图5A所示。另外,本实施例之半导体压阻式传感器5更包括一遮蔽层26设置于绝缘层23之上,且覆盖至少部分之绝缘层23,其中遮蔽层26之材质为非绝缘材质,且其之热膨胀系数(thermalcoefficient of expansion,TCE)较佳地系介于-15ppm/℃至+15ppm/℃,以避免遮蔽层26与半导体基材20因热膨胀系数差异过大使半导体压阻式传感器5有较大的零点输出(offset)及热规格(如TCO),亦可避免机械迟滞(mechanical hysteresis)现象的发生。于此,如图5所示,遮蔽层26与导电材料层22不相导通,但依据电路之设计,遮蔽层26亦可与导电材料层22相互电性连接。The difference between this embodiment and the first and second embodiments is that the semiconductor piezoresistive sensor 5 of this embodiment has both a conductive material layer 22 and a shielding layer 26 . The conductive material layer 22 is disposed on the insulating layer 23, and through another opening 232 of the insulating layer 23, the conductive material layer 22 is in direct contact with the suspension film 201 for electrical connection, and the suspension film 201 is the original substrate doped mass concentration (N-). The contact mode between the conductive material layer 22 and the suspension film 201 can be ohmic contact or Schottky contact, as shown in FIG. 5A . In addition, the semiconductor piezoresistive sensor 5 of this embodiment further includes a shielding layer 26 disposed on the insulating layer 23 and covering at least part of the insulating layer 23, wherein the shielding layer 26 is made of a non-insulating material, and its thermal expansion The thermal coefficient of expansion (TCE) is preferably between -15ppm/°C to +15ppm/°C, so as to prevent the semiconductor piezoresistive sensor 5 from having a large thermal expansion coefficient difference between the shielding layer 26 and the semiconductor substrate 20. Zero output (offset) and thermal specifications (such as TCO) can also avoid the occurrence of mechanical hysteresis. Here, as shown in FIG. 5 , the shielding layer 26 is not connected to the conductive material layer 22 , but according to the circuit design, the shielding layer 26 and the conductive material layer 22 can also be electrically connected to each other.

或者,如图5B所示,导电材料层22接触之区域为高掺杂质浓度区(p+)25。位于导电材料层22与悬膜201之间的p型掺杂区25,相对导电材料层22设置于悬膜201内,并藉由绝缘层23之开口232与导电材料层22形成欧姆接触或肖特基接触。p型掺杂区25所用之p型掺杂剂系为高掺杂浓度,故为p+型掺杂区。在此需特别注意的是,此一p+型掺杂区25并不需要外加额外的工序来达成,可在形成内连接组件24之工序中同时进行。Alternatively, as shown in FIG. 5B , the region in contact with the conductive material layer 22 is a high dopant concentration region (p+) 25 . The p-type doped region 25 between the conductive material layer 22 and the suspension film 201 is arranged in the suspension film 201 relative to the conductive material layer 22, and forms an ohmic contact or Xiao Teki contacts. The p-type dopant used in the p-type doped region 25 is a high doping concentration, so it is a p+-type doped region. It should be particularly noted here that the p+-type doped region 25 does not require additional steps to be achieved, and can be performed simultaneously in the process of forming the interconnection element 24 .

不论是图5A或是图5B之半导体压阻式传感器5,均可透过适当的施加一电压V4+来控制悬膜(N-)201的电位,使悬膜(N-)201之电位不致漂移。另外,透过遮蔽层26将绝缘层23下方的压阻组件21适当遮蔽,并施加电压V3+,以稳定压阻组件21上方的表面电位,使表面电位不致随时间漂移。其中电压V3+、V4+可为压阻组件21之桥式电路电压(ex.VB+)或其它高于传感器桥式电路电压之电压(ex.来自温度补偿电路之Vs+),使得压阻组件21与悬膜201之接面形成一逆向偏压(reverse bias)或使P-N结不导通(跨于PN接面的电压小于导通电压),即可将电流限制在电阻组件内部并可控制悬膜201电位,更进一步,透过如此结构布局设计及安排,可达改善压阻式传感器5输出讯号时漂的目的。Regardless of the semiconductor piezoresistive sensor 5 shown in Figure 5A or Figure 5B, the potential of the suspension film (N-) 201 can be controlled by applying a voltage V4+ appropriately, so that the potential of the suspension film (N-) 201 will not drift . In addition, the piezoresistive element 21 under the insulating layer 23 is properly shielded through the shielding layer 26, and the voltage V3+ is applied to stabilize the surface potential above the piezoresistive element 21 so that the surface potential will not drift with time. The voltages V3+ and V4+ can be the bridge circuit voltage (ex. VB+) of the piezoresistive component 21 or other voltages higher than the sensor bridge circuit voltage (ex. Vs+ from the temperature compensation circuit), so that the piezoresistive component 21 and the suspension The junction of the film 201 forms a reverse bias (reverse bias) or makes the P-N junction non-conductive (the voltage across the PN junction is less than the conduction voltage), which can limit the current inside the resistance component and control the suspension film 201 Potential, further, through such a structural layout design and arrangement, the purpose of improving the time drift of the output signal of the piezoresistive sensor 5 can be achieved.

依据本发明较佳实施例之一种半导体压阻式传感器之操作方法,其应用于如图3A与图3B所示之半导体压阻式传感器2,操作方法包括下列步骤:施加一电压V1于导电材料层22以及施加一电压V0于电路3,当电压V0减掉电压V1所得之值小于压阻组件21与悬膜201之间的导通电压时,压阻组件21与悬膜201之接面便可形成逆向偏压或使P-N结不导通,进而达到将电流限制在压阻组件21内部,可达改善压阻式传感器2输出讯号时漂的目的。其中,电压V0或电压V1可为连接半导体压阻式传感器2之桥式电路或温度补偿电路之电压,或是高于桥式电路或温度补偿电路之电压。An operating method of a semiconductor piezoresistive sensor according to a preferred embodiment of the present invention is applied to the semiconductor piezoresistive sensor 2 shown in Figure 3A and Figure 3B, the operating method includes the following steps: applying a voltage V1 to the conductive Material layer 22 and a voltage V0 is applied to the circuit 3. When the value obtained by subtracting the voltage V1 from the voltage V0 is less than the conduction voltage between the piezoresistive component 21 and the suspension film 201, the junction between the piezoresistive component 21 and the suspension film 201 It can form a reverse bias or make the P-N junction non-conductive, thereby limiting the current inside the piezoresistive component 21 and improving the time drift of the output signal of the piezoresistive sensor 2 . Wherein, the voltage V0 or the voltage V1 may be a voltage of a bridge circuit or a temperature compensation circuit connected to the semiconductor piezoresistive sensor 2 , or a voltage higher than that of the bridge circuit or the temperature compensation circuit.

依据本发明较佳实施例之再一种半导体压阻式传感器之操作方法,其应用于如图4A与图4B所示之半导体压阻式传感器4,操作方法包括下列步骤:施加一电压V2于遮蔽层26以及施加一电压V0于电路3,当电压V0减掉电压V1所得之值小于压阻组件21与悬膜201之间的导通电压时,压阻组件21与悬膜201之接面便可形成逆向偏压或使P-N结不导通,同时利用施加于遮蔽层26之电压V2稳定压阻组件21上方之表面电位,进而达到将电流限制在压阻组件21内部,可达改善压阻式传感器4输出讯号时漂的目的。其中电压V0或电压V2例如是桥式电路或温度补偿电路之电压,或是高于桥式电路或温度补偿电路之电压。Another method of operating a semiconductor piezoresistive sensor according to a preferred embodiment of the present invention is applied to the semiconductor piezoresistive sensor 4 shown in FIG. 4A and FIG. 4B. The operating method includes the following steps: applying a voltage V2 to The shielding layer 26 and applying a voltage V0 to the circuit 3, when the value obtained by subtracting the voltage V1 from the voltage V0 is less than the conduction voltage between the piezoresistive component 21 and the suspension film 201, the junction between the piezoresistive component 21 and the suspension film 201 It can form a reverse bias or make the P-N junction non-conductive. At the same time, the voltage V2 applied to the shielding layer 26 can be used to stabilize the surface potential above the piezoresistive element 21, thereby limiting the current inside the piezoresistive element 21 and improving the voltage. The purpose of drifting when the resistive sensor 4 outputs the signal. The voltage V0 or the voltage V2 is, for example, the voltage of the bridge circuit or the temperature compensation circuit, or is higher than the voltage of the bridge circuit or the temperature compensation circuit.

依据本发明较佳实施例之另一种半导体压阻式传感器之操作方法,其应用于如图5A与图5B所示之半导体压阻式传感器5,操作方法包括下列步骤:施加一电压V4于导电材料层22、施加一电压V0于电路3以及施加一电压V3于遮蔽层26,当电压V0减掉电压V4所得之值小于压阻组件21与悬膜201之间的导通电压时,压阻组件21与悬膜201之接面便可形成逆向偏压或使P-N结不导通,进而达到将电流限制在压阻组件21内部,可达改善压阻式传感器5输出讯号时漂的目的。其中电压V0、电压V3或电压V4例如是桥式电路或温度补偿电路之电压,或是高于桥式电路或温度补偿电路之电压。Another method of operating a semiconductor piezoresistive sensor according to a preferred embodiment of the present invention is applied to the semiconductor piezoresistive sensor 5 shown in FIG. 5A and FIG. 5B. The operating method includes the following steps: applying a voltage V4 to Conductive material layer 22, apply a voltage V0 to the circuit 3 and apply a voltage V3 to the shielding layer 26, when the value obtained by subtracting the voltage V4 from the voltage V0 is less than the conduction voltage between the piezoresistive component 21 and the suspension film 201, the voltage The junction between the resistance component 21 and the suspension film 201 can form a reverse bias or make the P-N junction non-conductive, thereby limiting the current inside the piezoresistive component 21 and improving the time drift of the output signal of the piezoresistive sensor 5. . The voltage V0, the voltage V3 or the voltage V4 is, for example, the voltage of the bridge circuit or the temperature compensation circuit, or is higher than the voltage of the bridge circuit or the temperature compensation circuit.

综上所述,因依据本发明之半导体压阻式传感器及其操作方法,其利用一导电材料层或一遮蔽层与半导体基材之悬膜电性连接,其中导电材料层与遮蔽层分别由导电材质与非绝缘材质所构成,将此半导体压阻式传感器架构于一电路中,藉由施加于导电材料层或遮蔽层适当电压,使其与施加于电路上之电压差低于压阻组件与悬膜之导通电压,所以压阻组件与悬膜之接面不导通而限制电流于压阻组件内,进而改善压阻组件输出讯号随时间漂移之现象。与习知技术相较,本发明不需于半导体基材上形成与压阻组件不同型式之半导体掺杂区,所以有效简化工序步骤,降低制造成本,进而提高半导体压阻式传感器量测之准确度。In summary, according to the semiconductor piezoresistive sensor and its operating method of the present invention, it utilizes a conductive material layer or a shielding layer to be electrically connected to the suspension film of the semiconductor substrate, wherein the conductive material layer and the shielding layer are composed of Composed of conductive materials and non-insulating materials, the semiconductor piezoresistive sensor is constructed in a circuit, and by applying an appropriate voltage to the conductive material layer or shielding layer, the voltage difference between it and the circuit is lower than that of the piezoresistive component The conduction voltage with the suspension film, so the junction between the piezoresistive component and the suspension film is not conductive to limit the current in the piezoresistive component, thereby improving the phenomenon that the output signal of the piezoresistive component drifts with time. Compared with the conventional technology, the present invention does not need to form a semiconductor doped region different from the piezoresistive element on the semiconductor substrate, so the process steps are effectively simplified, the manufacturing cost is reduced, and the measurement accuracy of the semiconductor piezoresistive sensor is improved. Spend.

以上所述仅为举例性,而非为限制性者。任何未脱离本发明之精神与范畴,而对其进行之等效修改或变更,均应包含于后附之权利要求书中。The above descriptions are illustrative only, not restrictive. Any equivalent modifications or changes made without departing from the spirit and scope of the present invention shall be included in the appended claims.

Claims (20)

1、一种半导体压阻式传感器,与一电路电性连接,该半导体压阻式传感器包括:1. A semiconductor piezoresistive sensor electrically connected to a circuit, the semiconductor piezoresistive sensor comprising: 一半导体基材,包括一悬膜与一基材,该基材邻设于该悬膜周缘;A semiconductor substrate, including a suspension film and a base material, the base material is adjacent to the periphery of the suspension film; 至少一压阻组件,设置于该悬膜内,并与该电路电性连接;以及At least one piezoresistive element is disposed in the suspension film and electrically connected with the circuit; and 一导电材料层,与该悬膜电性连接。A conductive material layer is electrically connected with the suspension film. 2、如权利要求1所述之半导体压阻式传感器,更包括一p型掺杂区,设置于该悬膜内,且与该导电材料层接触。2. The semiconductor piezoresistive sensor according to claim 1, further comprising a p-type doped region disposed in the suspension film and in contact with the conductive material layer. 3、如权利要求2所述之半导体压阻式传感器,其中该导电材料层与该p型掺杂区形成欧姆接触或肖特基接触。3. The semiconductor piezoresistive sensor according to claim 2, wherein the conductive material layer forms an ohmic contact or a Schottky contact with the p-type doped region. 4、如权利要求1所述之半导体压阻式传感器,其中该导电材料层与该悬膜形成欧姆接触或肖特基接触。4. The semiconductor piezoresistive sensor as claimed in claim 1, wherein the conductive material layer forms an ohmic contact or a Schottky contact with the suspension film. 5、如权利要求1所述之半导体压阻式传感器,更包括一绝缘层,设置于该半导体基材之上且覆盖该压阻组件。5. The semiconductor piezoresistive sensor according to claim 1, further comprising an insulating layer disposed on the semiconductor substrate and covering the piezoresistive element. 6、如权利要求5所述之半导体压阻式传感器,其中该绝缘层包括氧化硅(silicon oxide)、氮化硅(silicon nitride)、氮氧化硅(silicon oxynitride)等或其组合。6. The semiconductor piezoresistive sensor as claimed in claim 5, wherein the insulating layer comprises silicon oxide, silicon nitride, silicon oxynitride, etc. or a combination thereof. 7、如权利要求5所述之半导体压阻式传感器,更包括一遮蔽层,设置于该绝缘层之上,且覆盖至少部分之该绝缘层,且该遮蔽层与该导电材料层电性连接。7. The semiconductor piezoresistive sensor according to claim 5, further comprising a shielding layer disposed on the insulating layer and covering at least part of the insulating layer, and the shielding layer is electrically connected to the conductive material layer . 8、一种半导体压阻式传感器,与一电路电性连接,该半导体压阻式传感器包括:8. A semiconductor piezoresistive sensor electrically connected to a circuit, the semiconductor piezoresistive sensor comprising: 一半导体基材,包括一悬膜与一基材,该基材邻设于该悬膜周缘;A semiconductor substrate, including a suspension film and a base material, the base material is adjacent to the periphery of the suspension film; 至少一压阻组件,设置于该悬膜内,并与该电路电性连接;At least one piezoresistive element is arranged in the suspension film and electrically connected with the circuit; 一绝缘层,设置于该半导体基材之上且覆盖该压阻组件;以及an insulating layer disposed on the semiconductor substrate and covering the piezoresistive element; and 一遮蔽层,设置于该绝缘层之上,且覆盖至少部分之该绝缘层,并与该悬膜电性连接。A shielding layer is arranged on the insulating layer, covers at least part of the insulating layer, and is electrically connected with the suspension film. 9、如权利要求8所述之半导体压阻式传感器,更包括一p型掺杂区,设置于该悬膜内,且与该遮蔽层接触。9. The semiconductor piezoresistive sensor according to claim 8, further comprising a p-type doped region disposed in the suspension film and in contact with the shielding layer. 10、如权利要求9所述之半导体压阻式传感器,其中该遮蔽层与该p型掺杂区形成欧姆接触或肖特基接触。10. The semiconductor piezoresistive sensor according to claim 9, wherein the shielding layer forms an ohmic contact or a Schottky contact with the p-type doped region. 11、如权利要求8所述之半导体压阻式传感器,其中该遮蔽层与该悬膜形成欧姆接触或肖特基接触。11. The semiconductor piezoresistive sensor as claimed in claim 8, wherein the shielding layer forms an ohmic contact or a Schottky contact with the suspension film. 12、如权利要求8所述之半导体压阻式传感器,其中该遮蔽层之材质为非绝缘材质。12. The semiconductor piezoresistive sensor as claimed in claim 8, wherein the shielding layer is made of non-insulating material. 13、如权利要求7或8所述之半导体压阻式传感器,其中该遮蔽层之热膨胀系数介于-15ppm/℃至+15ppm/℃。13. The semiconductor piezoresistive sensor according to claim 7 or 8, wherein the shielding layer has a thermal expansion coefficient ranging from -15 ppm/°C to +15 ppm/°C. 14、如权利要求1或8所述之半导体压阻式传感器,更包括至少一内连接组件,与该电路及该压阻组件电性连接。14. The semiconductor piezoresistive sensor according to claim 1 or 8, further comprising at least one interconnection element electrically connected to the circuit and the piezoresistive element. 15、如权利要求1或8所述之半导体压阻式传感器,其中该悬膜为n型掺杂区,该压阻组件为p型掺杂区。15. The semiconductor piezoresistive sensor according to claim 1 or 8, wherein the suspension film is an n-type doped region, and the piezoresistive element is a p-type doped region. 16、如权利要求1或8所述之半导体压阻式传感器,其中该压阻组件与该电路电性连接,且该电路为一桥式电路或一温度补偿电路。16. The semiconductor piezoresistive sensor according to claim 1 or 8, wherein the piezoresistive element is electrically connected to the circuit, and the circuit is a bridge circuit or a temperature compensation circuit. 17、如权利要求1或8所述之半导体压阻式传感器,其中该绝缘层包括氧化硅(silicon oxide)、氮化硅(silicon nitride)、氮氧化硅(silicon oxynitride)等或其组合。17. The semiconductor piezoresistive sensor according to claim 1 or 8, wherein the insulating layer comprises silicon oxide, silicon nitride, silicon oxynitride, etc. or a combination thereof. 18、一种半导体压阻式传感器之操作方法,应用于如权利要求1或7所述之半导体压阻式传感器,包括下列步骤:18. A method for operating a semiconductor piezoresistive sensor, applied to the semiconductor piezoresistive sensor as claimed in claim 1 or 7, comprising the following steps: 施加一第一电压于该电路;以及applying a first voltage to the circuit; and 施加一第二电压于该导电材料层;applying a second voltage to the conductive material layer; 其中当该第一电压减掉该第二电压所得之值小于该压阻组件与该悬膜之间的一导通电压时,该压阻组件与该悬膜之一接面便可形成一逆向偏压或使该接面不导通。Wherein when the value obtained by subtracting the second voltage from the first voltage is less than a conduction voltage between the piezoresistive component and the suspension film, a junction between the piezoresistive component and the suspension film can form a reverse bias or make the junction non-conductive. 19、如权利要求18所述之操作方法,更包括:施加一第三电压于该遮蔽层,该第三电压用以稳定该压阻组件上方之一表面电位。19. The operating method as claimed in claim 18, further comprising: applying a third voltage to the shielding layer, the third voltage is used to stabilize a surface potential above the piezoresistive element. 20、一种半导体压阻式传感器之操作方法,应用于如权利要求8所述之半导体压阻式传感器,包括下列步骤:20. A method for operating a semiconductor piezoresistive sensor, applied to the semiconductor piezoresistive sensor as claimed in claim 8, comprising the following steps: 施加一第一电压于该电路;以及applying a first voltage to the circuit; and 施加一第二电压于该遮蔽层;applying a second voltage to the shielding layer; 其中当该第一电压减掉该第二电压所得之值小于该压阻组件与该悬膜之间的一导通电压时,该压阻组件与该悬膜之一接面便可形成一逆向偏压或使该接面不导通。Wherein when the value obtained by subtracting the second voltage from the first voltage is less than a conduction voltage between the piezoresistive component and the suspension film, a junction between the piezoresistive component and the suspension film can form a reverse bias or make the junction non-conductive.
CN 200610005063 2006-01-17 2006-01-17 Semiconductor piezoresistive sensor and method of operation thereof Pending CN101005097A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200610005063 CN101005097A (en) 2006-01-17 2006-01-17 Semiconductor piezoresistive sensor and method of operation thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200610005063 CN101005097A (en) 2006-01-17 2006-01-17 Semiconductor piezoresistive sensor and method of operation thereof

Publications (1)

Publication Number Publication Date
CN101005097A true CN101005097A (en) 2007-07-25

Family

ID=38704103

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200610005063 Pending CN101005097A (en) 2006-01-17 2006-01-17 Semiconductor piezoresistive sensor and method of operation thereof

Country Status (1)

Country Link
CN (1) CN101005097A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102336391A (en) * 2010-06-22 2012-02-01 罗伯特·博世有限公司 Method for manufacturing piezoresistive sensor device and sensor device
CN104280182A (en) * 2013-07-02 2015-01-14 阿尔卑斯电气株式会社 Physical quantity sensor
CN110330675A (en) * 2019-06-19 2019-10-15 天津市职业大学 A kind of preparation method of pressure-sensitive film, pressure-sensitive film and pressure sensor
CN117030078A (en) * 2023-08-10 2023-11-10 无锡胜脉电子有限公司 Silicon force sensitive chip and preparation method and packaging method thereof

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102336391A (en) * 2010-06-22 2012-02-01 罗伯特·博世有限公司 Method for manufacturing piezoresistive sensor device and sensor device
CN102336391B (en) * 2010-06-22 2015-12-16 罗伯特·博世有限公司 For the manufacture of method and the sensor device of the sensor device of pressure drag
CN104280182A (en) * 2013-07-02 2015-01-14 阿尔卑斯电气株式会社 Physical quantity sensor
CN104280182B (en) * 2013-07-02 2017-01-04 阿尔卑斯电气株式会社 Physical quantity transducer
CN110330675A (en) * 2019-06-19 2019-10-15 天津市职业大学 A kind of preparation method of pressure-sensitive film, pressure-sensitive film and pressure sensor
CN117030078A (en) * 2023-08-10 2023-11-10 无锡胜脉电子有限公司 Silicon force sensitive chip and preparation method and packaging method thereof
CN117030078B (en) * 2023-08-10 2024-03-15 无锡胜脉电子有限公司 Silicon force sensitive chip and preparation method and packaging method thereof

Similar Documents

Publication Publication Date Title
US7448278B2 (en) Semiconductor piezoresistive sensor and operation method thereof
CN102235925B (en) There is capacitance pressure transducer, and the manufacture method thereof of vertical electric feedthrough
US8809975B2 (en) Semiconductor pressure sensor
US10809318B2 (en) Semiconductor-based hall sensor
US20080074106A1 (en) Semiconductor device, magnetic sensor, and physical quantity sensor
US20240426949A1 (en) Compensation circuit and compensation method for magnetic field sensing element
US20150008544A1 (en) Physical quantity sensor
JP5853169B2 (en) Semiconductor pressure sensor
JP2011158317A (en) Pressure sensor
CN205194698U (en) Integrated circuit
CN101005097A (en) Semiconductor piezoresistive sensor and method of operation thereof
US6933582B2 (en) Semiconductor sensor having a diffused resistor
CN114684774A (en) A silicon piezoresistive pressure sensor chip and preparation method thereof
KR20180121369A (en) Semiconductor device
JP6101141B2 (en) Semiconductor device and manufacturing method of semiconductor device
JP5793700B2 (en) Semiconductor pressure sensor
CN112071914B (en) Semiconductor device with MOS unit and voltage sensing and control unit
JP2002162303A (en) Pressure sensor
JPH0487376A (en) Pressure sensor
JP2019002781A (en) Pressure sensor and manufacturing method thereof
JPH0644112Y2 (en) Semiconductor pressure sensor
CN116222839B (en) Sensing element and pressure sensor
JPH04162779A (en) Semiconductor pressure sensor
CN104218026A (en) Semiconductor test structure and test method thereof
CN114112129B (en) Substrate stress sensor and sensing equipment

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20070725