[go: up one dir, main page]

CN100543566C - Method of manufacturing display substrate - Google Patents

Method of manufacturing display substrate Download PDF

Info

Publication number
CN100543566C
CN100543566C CNB2007100858934A CN200710085893A CN100543566C CN 100543566 C CN100543566 C CN 100543566C CN B2007100858934 A CNB2007100858934 A CN B2007100858934A CN 200710085893 A CN200710085893 A CN 200710085893A CN 100543566 C CN100543566 C CN 100543566C
Authority
CN
China
Prior art keywords
layer
forming
guide hole
electrode
light transmission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2007100858934A
Other languages
Chinese (zh)
Other versions
CN101017301A (en
Inventor
董畯豪
黄国有
黄宝玉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AUO Corp
Original Assignee
AU Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AU Optronics Corp filed Critical AU Optronics Corp
Priority to CNB2007100858934A priority Critical patent/CN100543566C/en
Publication of CN101017301A publication Critical patent/CN101017301A/en
Application granted granted Critical
Publication of CN100543566C publication Critical patent/CN100543566C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

A method for manufacturing a display substrate is applied to manufacturing a transflective liquid crystal display, and the method at least comprises the following steps: an active device and a capacitor structure are formed on the substrate. A planarization layer is formed over the active device and the capacitor structure. The mask with various light-transmitting regions is used to perform a photolithography etching process on the planar layer to simultaneously form different structural features on the planar layer.

Description

Make the method for display base plate
Technical field
The present invention relates to a kind of method of making display panels, particularly a kind of method of making the half-penetrating reflective display base plate.
Background technology
Present LCD (hereinafter to be referred as LCD) mainly can be divided three classes: penetration LCD, reflective LCD, half-penetrating reflective LCD.Penetration LCD needs backlight module as backlight, can have good visibility in darker environment, shows very much unclear problem when strong (under sunlight) but have the excessive and surround lighting of power consumption.Reflective LCD then replaces transparent electrode layer with reflection electrode layer, does not need backlight module with exterior light as light source.So reflective LCD has the advantage of low power consumption, but can't act under dark surrounds.
And half-penetrating reflective LCD has penetrating region and echo area simultaneously, and utilizes backlight module and outside light as light source.Therefore, half-penetrating reflective LCD can avoid the shortcoming of full penetration or total-reflection type, and has penetration LCD, both advantages of reflective LCD concurrently.Half-penetrating reflective LCD simply is described below.
Please refer to Fig. 1, Fig. 1 is the cross-sectional view of known half-penetration reflecting type liquid crystal display panel.This display panels 100 has comprised the display base plate with a plurality of thin film transistor (TFT)s (TFT) array, the colored filter substrate 150 and the liquid crystal layer between above-mentioned two substrates 170 on display base plate opposite.
Display base plate comprises first substrate 110, a plurality ofly is formed at TFT 120 on first substrate 110, a plurality ofly is made up of transparency conducting layer 141 and reflection electrode layer 142, and be electrically connected to the pixel electrode 140 of TFT120, and be formed at the flatness layer 130 between TFT 120 and the pixel electrode 140.
Wherein, transparency conducting layer 141 is formed at flatness layer 130 upper surfaces, and reflection electrode layer 142 only is formed at the part upper surface of transparency conducting layer 141, thus, display base plate is divided into echo area R with reflection electrode layer 142 and the penetrating region T that only has transparency conducting layer.
Colored filter substrate 150 comprises second substrate 151 and is formed at colored filter 152 and common electrode 153 on second substrate 151 in regular turn.
In the R of the echo area of half-penetration reflecting type liquid crystal display panel 100, exterior light L1 is imported into by colored filter substrate 150, and by reflection electrode layer 142 exterior light L1 reflected back colored filter substrate 150 is come show image.In penetrating region T, be disposed at the L2 backlight that back light unit sent of display base plate dorsal part, directly come show image through flatness layer 130, liquid crystal layer 170 and colored filter substrate 150 in regular turn.Wherein, exterior light L1 is through twice liquid crystal layer 170 spacing (cell gap), and L2 backlight is through liquid crystal layer 170 spacings (cell gap).
Yet though the half-penetrating reflective panel has preferable display characteristic and wider application, numerous and diverse degree of its technology is also relative with cost higher.
So processing step how to simplify the half-penetrating reflective panel effectively to be reducing the technology cost and to improve the technology qualification rate, by current techniques essential.
Summary of the invention
Since in the half-penetrating reflective panel, comparatively numerous and diverse with the technology of display base plate, so the display base plate in the half-penetrating reflective panel is technology contents of the present invention place.
The objective of the invention is to simplify effectively the processing step of half-penetrating reflective panel to reduce the technology cost and to improve the technology qualification rate.
Another object of the present invention is to utilize mask, on the flatness layer on the display base plate, form different architectural features simultaneously, reduce the usage quantity of mask thus with multiple photic zone.
The invention provides a kind of method of making display base plate, method step is as described below.Form active component and capacitance structure on substrate, active component has drain electrode, and capacitance structure is made of common electrode and capacitance electrode, and wherein common electrode is electrically connected with drain electrode.
Form flatness layer in active component and capacitance structure top.Use mask that flatness layer is carried out the photoetching etching program, to form a plurality of projectioies (bump) and guide hole (via) simultaneously.Wherein, these projectioies are positioned at the part upper surface of flatness layer, and guide hole is positioned at the capacitance structure top, and expose capacitance electrode.
Then, form the inwall of transparency conducting layer, and be electrically connected drain electrode by guide hole in flatness layer surface and guide hole.At last, form reflection electrode layer on the partially transparent conductive layer, and reflection electrode layer is positioned on the convex surfaces.
The invention provides a kind of method of making display base plate, method step is as described below.Form active component and capacitance structure on substrate, active component has drain electrode, and capacitance structure is made of common electrode and capacitance electrode.
Form flatness layer in active component and capacitance structure top.Use mask that flatness layer is carried out the photoetching etching program, to form a plurality of projectioies and guide hole simultaneously, wherein, these projectioies are positioned at the part upper surface of flatness layer, and guide hole then is positioned at the active component top, and exposes this drain electrode.
Then, form the inwall of transparency conducting layer, and be electrically connected drain electrode by guide hole in flatness layer surface and guide hole.At last, form reflection electrode layer on the partially transparent conductive layer, and reflection electrode layer is positioned on the convex surfaces.
The present invention also provides a kind of method of making display base plate, comprising: form active component and capacitance structure on substrate, this active component has drain electrode, and this capacitance structure is made of common electrode and capacitance electrode; Form flatness layer in this active component and this capacitance structure top; And use mask that this flatness layer is carried out the photoetching etching program, and form a plurality of projectioies with part upper surface at this flatness layer, on this flatness layer, form guide hole simultaneously, and form the etching plane simultaneously.Wherein this mask has first photic zone, second photic zone, the 3rd photic zone and the 4th photic zone, this first photic zone forms first pattern area, in order to form this guide hole, this second photic zone and the 3rd photic zone interlock and constitute second pattern area, in order to form these projectioies, the 4th photic zone and this second photic zone interlock and constitute the 3rd pattern area, and in order to form the etching plane, second photic zone in the 3rd pattern area is less than second photic zone in this second pattern area.
About the advantages and spirit of the present invention, and more detailed embodiment can be further understood by following embodiment and accompanying drawing.
Description of drawings
By following detailed description in conjunction with the accompanying drawings, can understand the plurality of advantages of foregoing and the present invention easily, wherein:
Fig. 1 is the cross-sectional view of known half-penetration reflecting type liquid crystal display panel;
Fig. 2 is the vertical view of display base plate of the present invention;
Fig. 3 A to Fig. 7 B and Figure 21 A to Figure 25 B are the display base plate cross-sectional view of the various versions of the present invention;
Fig. 8 A to Figure 19 B makes the synoptic diagram of display base plate for the present invention; And
Figure 20 is the form of the corresponding process layer of various embodiments of the present invention.
Wherein, description of reference numerals is as follows:
100: 110: the first substrates of display panels
120:TFT 130: flatness layer
140: pixel electrode 141: transparency conducting layer
142: reflection electrode layer 150: colored filter substrate
Substrate 152 in 151: the second: colored filter
153: common electrode 170: liquid crystal layer
L1: exterior light L2: backlight
R: echo area T: penetrating region
200: pixel 21: gate line
22: common line 23:TFT
24: capacitance structure 25: pixel electrode
300: substrate 310: active component
311: 312: the first insulation courses of grid
313: semiconductor layer 314: contact layer
315: source electrode 316: drain electrode
320: capacitance structure 321: common electrode
322: 330: the second insulation courses of capacitance electrode
331: opening 340: flatness layer
341: guide hole 342: projection
343: etching plane 344: penetration window
400: 401: the first photic zones of mask
403: the three photic zones of 402: the second photic zones
41: the first pattern area of 404: the four photic zones
43: the three pattern area of 42: the second pattern area
44: the four pattern area
Embodiment
Please refer to Fig. 2, it is the vertical view of display base plate of the present invention.Each pixel 200 of display base plate comprises gate line 21, common line 22, TFT 23, capacitance structure 24 and pixel electrode 25 at least.And technology contents of the present invention does being described below haply with the cross-sectional view of a-a ' line among Fig. 2.
Please refer to Fig. 3 A to Fig. 7 B, it is the display base plate cross-sectional view of the various versions of the present invention.Because major technique content of the present invention is display base plate in the half-penetrating reflective panel, and it is similar to known technology to be arranged at the colored filter substrate on display base plate opposite, so do not given unnecessary details.
Please refer to Fig. 3 A, it is a kind of version of display base plate of the present invention.As shown in the figure, display base plate comprises substrate 300, active component 310, capacitance structure 320, flatness layer 340, transparency conducting layer 350 and reflection electrode layer 360.In preferred embodiment, active component 310 comprises grid 311, semiconductor layer 313, source electrode 315 at least and drains 316.And capacitance structure 320 comprises common electrode 321 and capacitance electrode 322 at least.
The relative position relation of said elements and the architectural feature of display base plate are described in detail as follows, and grid 311 and common electrode 321 are positioned at the upper surface of substrate 300, and both are patterned the back by metal level and are formed.Wherein, substrate 300 is a transparent insulation substrate, and its material can be glass or plastic cement etc.And the material of grid 311 and common electrode 321 can be conducting metal or alloy, as aluminium (Al), chromium (Cr), titanium (Ti) and molybdenum and tungsten alloy (MoW) etc.
Then, by silicon dioxide (SiO 2) or first insulation course 312 of silicon nitride (SiNx) manufacturing be configured on substrate 300, grid 311 and the common electrode 321.
Moreover semiconductor layer 313 is formed on first insulation course 312 in regular turn with contact layer 314, and corresponding to the top of grid 311.In preferred embodiment, semiconductor layer 313 is the amorphous silicon (material of α-Si).
Source electrode 315 is arranged at the upper surface of semiconductor layer 313 tops and contact layer 314 with drain electrode 316, and has at interval between source electrode 315 and the drain electrode 316, in order to separate two electrodes.The capacitance electrode 322 of capacitance structure 320 then is disposed at common electrode 321 and first insulation course, 312 tops, and capacitance electrode 322 can form simultaneously with source electrode 315 and drain electrode 316.It should be noted that this display base plate has the kite string (not shown), the kite string two ends connect common electrode 321 and drain electrode 316, common electrode 321 is produced with drain electrode 316 be electrically connected.
In the present embodiment, there is first insulation course 312 between common electrode 321 and the capacitance electrode 322.Yet, in other embodiments, except having first insulation course 312, also can have above-mentioned semiconductor layer 313 between common electrode 321 and the capacitance electrode 322, thus in order to adjust the characteristic of capacitance structure 320.
Then, second insulation course 330 and flatness layer 340 are formed on source electrode 315, drain electrode 316 and the capacitance electrode 322 in regular turn.Wherein, flatness layer 340 can form by rotary coating (spin coating) or non-rotating coating modes such as (Spinless coating), and flatness layer 340 can be the manufacturing of insulation transparent material.For example, the low-k photoresist of acryl level, contain two benzocyclobutene (BCB) or cross fluorine cyclobutane organic materials such as (PFCB) or contain silicon dioxide (SiO 2), the inorganic material of silicon nitride (SiNx) or silicon oxynitride (SiOxNy).
In addition, it should be noted that in the present embodiment to have guide hole 341,343 3 kinds of architectural features of a plurality of projection (Bump) 342 and etching plane on the flatness layer 340.
Wherein, guide hole 341 runs through flatness layer 340 and second insulation course 330 and exposes capacitance electrode 322.Projection 342 is formed at the part upper surface of flatness layer 340, mainly is positioned at the top of active component 310 and capacitance structure 320.Etching plane 343 is positioned at does not have flatness layer 340 upper surfaces of projection 342, and the height on etching plane 343 equates with projection 342 average height, can have the liquid crystal layer spacing (cell gap) of stablizing and equating haply between the colored filter substrate of display base plate and subtend thus.
Moreover, transparency conducting layer 350 and reflection electrode layer 360 are formed on the flatness layer 340 in regular turn, and the material of transparency conducting layer 350 can be indium tin oxide (ITO), indium-zinc oxide (IZO), cadmium tin-oxide (cadmium tin oxide, CTO), tin oxide (stannum dioxide, SnO2) or zinc paste (zinc oxide, ZnO).The material of reflection electrode layer 360 is the metal with high reflectance, as: aluminium, silver or combinations thereof.
Wherein, transparency conducting layer 350 is formed at flatness layer 340 upper surfaces, just be formed at capacitance electrode 322 upper surfaces that a plurality of inwall, etching plane 343 and guide holes 341 protruding 342, guide hole 341 are exposed, transparency conducting layer 350 can be electrically connected to drain electrode 316 thus.Reflection electrode layer 360 then is formed at the part surface of transparency conducting layer 350, mainly corresponding to the top of projection 342 with guide hole 341 inwalls, and is not formed at 343 tops, etching plane.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.
Therefore, the zone that has reflection electrode layer 360 is the echo area R of display base plate, and does not have a reflection electrode layer 360, and the zone that only has transparency conducting layer 350 is the penetrating region T of display base plate.And in the R of echo area, the raised surface of reflection electrode layer 360 can be used to increase the reflection characteristic of exterior light.
When the display base plate of Fig. 3 A was applied to liquid crystal panel, owing to have a relation of reflection electrode layer 360, through twice liquid crystal layer spacing (cell gap), and penetrating region T's was backlight only through a liquid crystal layer spacing (cell gap) at echo area R for exterior light.So light only is about at echo area R half in the optical path of penetrating region T distance, such optical path distance difference causes the difference of optical characteristics such as liquid crystal efficient easily.
Therefore, in order to improve above-mentioned problem, can make a penetration window at the flatness layer 340 of penetrating region T, to reduce flatness layer 340 thickness of penetrating region T, and the liquid crystal layer spacing of increase penetrating region T, and make the liquid crystal layer spacing of penetrating region T be about the twice of the liquid crystal layer spacing of echo area R.Thus, light is equated in fact with optical path distance at echo area R in the optical path of penetrating region T distance.
Please refer to Fig. 3 B, it is the display base plate with penetration window 344.The difference of the display base plate of the display base plate of Fig. 3 A and Fig. 3 B is: flatness layer 340 upper surfaces of the penetrating region T of Fig. 3 A have etching plane 343, and its thickness is about with flatness layer 340 thickness of echo area R and equates.And flatness layer 340 major parts of the penetrating region T of Fig. 3 B all are removed, and its thickness is less than flatness layer 340 thickness of echo area R, and present the penetration window 344 of a groove shape.Wherein, second insulation course 330 and/or first insulation course 312 that are positioned at penetrating region T can be removed or keep, and it is example that Fig. 3 B keeps first insulation course 312 to remove second insulation course 330, is not limited to the present invention.
In the present embodiment, the flatness layer 340 of penetrating region T almost is removed entirely, that is to say that the flatness layer 340 of penetrating region T is removed the formed penetration window 344 in back, if behind etching second insulation course 330, exposes first insulation course 312.In the follow-up technology, transparency conducting layer 350 still is formed at the surface of penetration window 344, and reflection electrode layer 360 is not formed on the penetration window 344.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.
Please refer to Fig. 4 A, it is the another kind of version of display base plate of the present invention.The structure of the display base plate of Fig. 4 A is identical with Fig. 3 A haply, and unique difference is the formation order of transparency conducting layer 350 and reflection electrode layer 360.
In the embodiment of Fig. 4 A, reflection electrode layer 360 is formed at flatness layer 340 upper surfaces earlier, just is formed at a plurality of protruding 342, inwalls of guide hole 341 and capacitance electrode 322 upper surfaces that guide hole 341 is exposed, but is not formed at 343 tops, etching plane.Then, transparency conducting layer 350 is formed at reflection electrode layer 360 upper surfaces and etching plane 343, and is electrically connected to drain electrode 316 by reflection electrode layer 360 and capacitance electrode 322.In this embodiment, because transparency conducting layer 350 is transparent, so behind the penetrable transparency conducting layer 350 of exterior light, reflect by reflection electrode layer 360 again.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.
Please refer to Fig. 4 B, it is the display base plate with penetration window 344.The shown display base plate difference of Fig. 4 B and Fig. 4 A is: the penetrating region T of the display base plate of Fig. 4 B has penetration window 344, and transparency conducting layer 350 is formed at the surface of penetration window 344, and reflection electrode layer 360 is not formed on the penetration window 344.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.Wherein, second insulation course 330 that is positioned at penetrating region T can be removed or keep, and it is example that Fig. 4 B keeps first insulation course 312 to remove second insulation course 330, is not limited to the present invention.
Please refer to Fig. 5 A, it is the another kind of version of display base plate of the present invention.The structure of the display base plate of Fig. 5 A is identical with Fig. 3 A haply, and unique difference is that the display base plate of Fig. 5 A does not have second insulation course 330.That is to say that flatness layer 340 directly is formed on source electrode 315, drain electrode 316 and the capacitance electrode 322.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.
Please refer to Fig. 5 B, it is the display base plate with penetration window 344.The shown display base plate difference of Fig. 5 B and Fig. 5 A is: the penetrating region T of the display base plate of Fig. 5 B has penetration window 344, and transparency conducting layer 350 is formed at the surface of penetration window 344, and reflection electrode layer 360 is not formed on the penetration window 344.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.Wherein, first insulation course 312 that is positioned at penetrating region T can be removed or keep, and Fig. 5 B is an example to keep first insulation course 312, is not limited to the present invention.
Please refer to Fig. 6 A, it is the another kind of version of display base plate of the present invention.The structure of the display base plate of Fig. 6 A is identical with Fig. 5 A haply, and unique difference is the formation order of transparency conducting layer 350 and reflection electrode layer 360.
In the embodiment of Fig. 6 A, reflection electrode layer 360 is formed at flatness layer 340 upper surfaces earlier, just is formed at a plurality of protruding 342, inwalls of guide hole 341 and capacitance electrode 322 upper surfaces that guide hole 341 is exposed, but is not formed at 343 tops, etching plane.Then, transparency conducting layer 350 is formed at reflection electrode layer 360 upper surfaces and etching plane 343, and is electrically connected to drain electrode 316 by reflection electrode layer 360 and capacitance electrode 322.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.
Please refer to Fig. 6 B, it is the display base plate with penetration window 344.The shown display base plate difference of Fig. 6 B and Fig. 6 A is: the penetrating region T of the display base plate of Fig. 6 B has penetration window 344, and transparency conducting layer 350 is formed at the surface of penetration window 344, and reflection electrode layer 360 is not formed on the penetration window 344.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.Wherein, first insulation course 312 that is positioned at penetrating region T can be removed or keep, and Fig. 6 B is an example to keep first insulation course 312, is not limited to the present invention.
Please refer to Fig. 7 A, it is the another kind of version of display base plate of the present invention.The structure of the display base plate of Fig. 7 A is before second insulation course 330 forms, and just the structure of second insulation course below 330 is identical with Fig. 3 A haply, and the two textural difference is as described below.Among the embodiment of Fig. 7 A, second insulation course 330 has opening above capacitance electrode 322, in order to expose capacitance electrode 322.Then, transparency conducting layer 350 is formed on second insulation course 330, and by above-mentioned opening hand capacity electrode 322, to be electrically connected to drain electrode 316.
Then, flatness layer 340 is formed at transparency conducting layer 350 and second insulation course, 330 tops, and has guide hole 341,343 3 kinds of architectural features of a plurality of projection (Bump) 342 and etching plane on the flatness layer 340 equally.Wherein, guide hole 341 is positioned at the top of capacitance structure 320, and guide hole 341 runs through flatness layer 340, and exposes the part upper surface of transparency conducting layer 350.And projection 342 is identical with Fig. 3 A with the position and the architectural feature on etching plane 343.
Moreover reflection electrode layer 360 is formed at flatness layer 340 upper surfaces, just is formed at a plurality of protruding 342, inwalls of guide hole 341 and transparency conducting layer 350 upper surfaces that guide hole 341 is exposed, but is not formed at 343 tops, etching plane.
Please refer to Fig. 7 B, it is the display base plate with penetration window 344.The shown display base plate difference of Fig. 7 B and Fig. 7 A is: the penetrating region T of the display base plate of Fig. 7 B has penetration window 344, and transparency conducting layer 350 is formed at the surface of penetration window 344, and reflection electrode layer 360 is not formed on the penetration window 344.Wherein, second insulation course 330 and/or first insulation course 312 that are positioned at penetrating region T can be removed or keep, and it is example that Fig. 7 B keeps first insulation course 312 to remove second insulation course 330, is not limited to the present invention.
More than be stated as the display base plate of the various versions of the present invention, and the manufacture method division of above-mentioned display base plate is as follows.
Please refer to Fig. 8 A to Fig. 8 D, it is the manufacture method synoptic diagram of display base plate of the present invention.Shown in Fig. 8 A, form grid 312 and common electrode 321 on substrate 300.Form first insulation course 312 and semiconductor layer 313 in regular turn on grid 311, wherein first insulation course 312 also is formed on the common electrode 321.Form source electrode 315 and drain 316 on semiconductor layer 313, and form capacitance electrode 322 simultaneously in common electrode 321 and first insulation course, 312 tops.
Wherein, above-mentioned grid 312, semiconductor layer 313, source electrode 315 and drain electrode promptly constitute the active component 310 of the class of thin film transistor (TFT).Common electrode 321, first insulation course 312 and capacitance electrode 322 then constitute capacitance structure 320.
Form after source electrode 315, drain electrode 316 and the capacitance electrode 322, then form second and insulate 330 layers on source electrode 315, drain electrode 316, capacitance electrode 322 and first insulation course 312.Use first mask to carry out the photoetching etching program, form opening 331 on second insulation course 330, in order to expose capacitance electrode 322.Wherein, common electrode 321 is electrically connected with drain electrode 316 by the kite string (not shown).
Please continue B, form flatness layer 340 on second insulation course 330 with reference to Fig. 8.Then, use second mask to carry out the photoetching etching program, run through flatness layer 340, and guide hole 341 interlinks with opening 331 and form guide hole 341.
Wherein, first mask and second mask have first photic zone and second photic zone, and the transmittance that the transmittance of first photic zone is about 100%, the second photic zone is about 0%.First photic zone forms first pattern area, in order to form opening 331 and guide hole 341.
Please refer to Fig. 8 C, then use the 3rd mask 400 to carry out the photoetching etching program, to form a plurality of protruding 342 in the part upper surface of flatness layer 340.Wherein, the 3rd mask 400 has second photic zone 402 and the 3rd photic zone 403, and the transmittance of the 3rd photic zone 403 is 10% to 30%.Second photic zone 402 and the 3rd photic zone 403 interlock and constitute second pattern area 42, in order to form these projectioies 342.
And in this embodiment,, also can form the part upper surface of etching plane 343 simultaneously in flatness layer 340 forming at protruding 342 o'clock.At this moment, the 3rd mask 400 also has the 4th photic zone 404, and the transmittance of the 4th photic zone is 3% to 15%.The 4th photic zone 404 and second photic zone 402 interlock and constitute the 3rd pattern area 43, in order to form etching plane 343.
It should be noted that in the 3rd mask 400 second photic zone 402 in the 3rd pattern area 43 is less than second photic zone 402 in second pattern area 42.And the height on etching plane 343 can be for example with the average height of these projectioies 342 and equates.
Yet, in another embodiment,, be not to form etching plane 343 simultaneously, but form penetration window 344 simultaneously through flatness layer 340 forming at protruding 342 o'clock, please refer to Fig. 9 A to Fig. 9 B.At this moment, the 3rd mask 400 has first photic zone 401, and this first photic zone 401 forms the 4th pattern area 44 on the 3rd mask 400, in order to form penetration window 344.
And form (as Fig. 8 D and Fig. 9 B) after above-mentioned protruding 342 the step, form transparency conducting layer 350 in flatness layer 340 surfaces the inwall with guide hole 341, and by guide hole 341 to be electrically connected drain electrode 316.Then, form reflection electrode layer 360 on partially transparent conductive layer 350, and be positioned at protruding 342 surfaces.Thus, just can form display base plate respectively as Fig. 3 A and Fig. 3 B.
And in another embodiment, form (as Fig. 8 D and Fig. 9 B) after above-mentioned protruding 342 the step, form reflection electrode layer 360 in projection 342 surfaces the inwall with guide hole 341, and by guide hole 341 to be electrically connected drain electrode 316.Then, form transparency conducting layer 350 on reflection electrode layer 360 and flatness layer 340.Thus, just can form display base plate respectively as Fig. 4 A and Fig. 4 B.
Please refer to Figure 10 A to Figure 10 C, it is another manufacture method synoptic diagram of display base plate of the present invention.Shown in Figure 10 A, its processing step is identical with Fig. 8 A.
Please continue B, form flatness layer 340 on second insulation course 330, active component 310 and capacitance structure 320 with reference to Figure 10.Then, use 400 pairs of flatness layers of mask 340 to carry out the photoetching etching program, to form a plurality of protruding 342 and guide hole 341 simultaneously, as Figure 10 C.Its protrusions 342 is positioned at the part upper surface of flatness layer 340, and guide hole 341 is positioned at capacitance structure 320 tops, and exposes capacitance electrode 322.
Shown in Figure 10 B, mask 400 has first photic zone 401, second photic zone 402 and the 3rd photic zone 403.Wherein, the transmittance of first photic zone 401 transmittance that is about 100%, the second photic zone 402 transmittance that is about 0%, the three photic zone 403 is about 10% to 30%.
First photic zone 401 forms first pattern area 41, in order to form guide hole 341.Second photic zone 402 and the 3rd photic zone 403 interlock and constitute second pattern area 42, in order to form a plurality of protruding 342.
And in this embodiment, form guide hole 341 with protruding 342 o'clock, also can form the part upper surface of etching plane 343 simultaneously in flatness layer 340.At this moment, mask 400 also has the 4th photic zone 404, and the transmittance of the 4th photic zone is 3% to 15%.The 4th photic zone 404 and second photic zone 402 interlock and constitute the 3rd pattern area 43, in order to form etching plane 343.It should be noted that second photic zone 402 in the 3rd pattern area 43 is less than second photic zone 402 in second pattern area 42.
In another embodiment, form guide hole 341 with protruding 342 o'clock, be not to form etching plane 343 simultaneously, but form penetration window 344 simultaneously through flatness layer 340, please refer to Figure 11 A to Figure 11 B.At this moment, mask 400 has the 4th pattern area 44, is made of first photic zone 401, in order to form penetration window 344.Wherein, second insulation course 330 that is positioned under the penetration window 344 can be removed or keep.
And after forming above-mentioned protruding 342 step,, form the inwall of transparency conducting layer 350, and pass through guide hole 341 to be electrically connected drain electrode 316 in flatness layer 340 surfaces and guide hole 341 as Figure 10 C and Figure 11 B.Then, form reflection electrode layer 360 on partially transparent conductive layer 350, and be positioned at protruding 342 surfaces.Thus, just can form display base plate respectively as Fig. 3 A and Fig. 3 B.
And in another embodiment, form above-mentioned protruding 342 step after, as Figure 10 C and Figure 11 B, form reflection electrode layer 360 in projection 342 surfaces the inwall with guide hole 341, and by guide hole 341 to be electrically connected drain electrode 316.Then, form transparency conducting layer 350 on reflection electrode layer 360 and flatness layer 340.Thus, just can form display base plate respectively as Fig. 4 A and Fig. 4 B.
Please refer to Figure 12 A to Figure 12 D, it is another manufacture method synoptic diagram of display base plate of the present invention.Shown in Figure 12 A, its processing step and Fig. 8 A are roughly the same, and its difference is in the processing step of Figure 12 A, forms after second insulation course 330, does not form opening on second insulation course 330, and directly forms flatness layer 340 on second insulation course 330.
Please refer to Figure 12 B, then use the mask (not shown) to carry out the photoetching etching program, run through the flatness layer 340 and second insulation course 322 to form guide hole 341, its sprocket hole 341 is positioned at capacitance electrode 322 tops, in order to expose capacitance electrode 322.
Moreover, please refer to Figure 12 C, use another mask 400 to carry out the photoetching etching program, to form a plurality of protruding 342 in the part upper surface of flatness layer 340.In this embodiment, forming at protruding 342 o'clock, also can form the part upper surface of etching plane 343 simultaneously, shown in Figure 12 D in flatness layer 340.Above-mentioned protruding 342 is identical with Fig. 8 C with the technological process and the employed mask on etching plane 343.
Please refer to Figure 13 A to Figure 13 B, in another embodiment,, be not to form etching plane 343 simultaneously, but form penetration window 344 simultaneously through flatness layer 340 forming at protruding 342 o'clock.Above-mentioned protruding 342 is identical with Fig. 9 A with the technological process and the employed mask of penetration window 344.
And after forming above-mentioned protruding 342 step,, form the inwall of transparency conducting layer 350, and pass through guide hole 341 to be electrically connected drain electrode 316 in flatness layer 340 surfaces and guide hole 341 as Figure 12 D and Figure 13 B.In Figure 13 B, wherein, second insulation course 330 and/or first insulation course 312 that are positioned at penetrating region T can be removed or keep.Then, form reflection electrode layer 360 on partially transparent conductive layer 350, and be positioned at protruding 342 surfaces.Thus, just can form display base plate respectively as Fig. 3 A and Fig. 3 B.
And in another embodiment, form above-mentioned protruding 342 step after, as Figure 12 D and Figure 13 B, form reflection electrode layer 360 in projection 342 surfaces the inwall with guide hole 341, and by guide hole 341 to be electrically connected drain electrode 316.Then, form transparency conducting layer 350 on reflection electrode layer 360 and flatness layer 340.Thus, just can form display base plate respectively as Fig. 4 A and Fig. 4 B.
Please refer to Figure 14 A to Figure 14 B, it is another manufacture method synoptic diagram of display base plate of the present invention.Shown in Figure 14 A, form active component 310 and capacitance structure 320 on substrate 300.Wherein active component 310 has drain electrode 316, and capacitance structure 320 is made of common electrode 321 and capacitance electrode 322.Above-mentioned detailed process step and Fig. 8 A are roughly the same, and its difference is in the processing step of Figure 14 A, does not form second insulation course 330.
Please continue A, then form flatness layer 340 in active component 310, capacitance structure 320 and first insulation course, 312 tops with reference to Figure 14.Use 400 pairs of flatness layers of mask 340 to carry out the photoetching etching program, to form guide hole 341 and a plurality of protruding 342 simultaneously in flatness layer 340.Wherein, guide hole 341 is positioned at capacitance structure 320 tops, and exposes capacitance electrode 322, and a plurality of protruding 342 then are positioned at the part upper surface of flatness layer 340.
In this embodiment, form guide hole 341 with protruding 342 o'clock, also can form the part upper surface of etching plane 343 simultaneously, as shown in Figure 14B in flatness layer 340.Above-mentioned guide hole 341, projection are 342 identical with Figure 10 B with the technological process and the employed mask on etching plane 343.
Please refer to Figure 15 A to Figure 15 B, in another embodiment, form guide hole 341 with protruding 342 o'clock, be not to form etching plane 343 simultaneously, but form penetration window 344 simultaneously through flatness layer 340.Above-mentioned guide hole 341, projection 342 can be identical with Figure 11 A with the technological process and the employed mask of penetration window 344.
And after forming above-mentioned protruding 342 step,, form the inwall of transparency conducting layer 350, and pass through guide hole 341 to be electrically connected drain electrode 316 in flatness layer 340 surfaces and guide hole 341 as Figure 14 B and Figure 15 B.Then, form reflection electrode layer 360 on partially transparent conductive layer 350, and be positioned at protruding 342 surfaces.Thus, just can form display base plate respectively as Fig. 5 A and Fig. 5 B.
And in another embodiment, form above-mentioned protruding 342 step after, as Figure 14 B and Figure 15 B, form reflection electrode layer 360 in projection 342 surfaces the inwall with guide hole 341, and by guide hole 341 to be electrically connected drain electrode 316.Then, form transparency conducting layer 350 on reflection electrode layer 360 and flatness layer 340.Thus, just can form display base plate respectively as Fig. 6 A and Fig. 6 B.
Please refer to Figure 16 A to Figure 16 D, it is another manufacture method synoptic diagram of display base plate of the present invention.Shown in Figure 16 A, its processing step is identical with Fig. 8 A.And before the step that forms flatness layer 340, comprise that also forming transparency conducting layer 350 is electrically connected to drain electrode 316 on second insulation course 330 and by opening 331.In preferred embodiment, transparency conducting layer 350 has covered the drain electrode 316 of whole capacitor structure 320 and part.
Please refer to Figure 16 B, then form flatness layer 340 on second insulation course 330 and transparency conducting layer 350, and use second mask to carry out the photoetching etching program, to form guide hole 341 in flatness layer 340, guide hole 341 is positioned at capacitance structure 320 tops, and expose portion transparency conducting layer 350 upper surfaces.
Please refer to Figure 16 C, then use the 3rd mask 400 to carry out the photoetching etching program, to form a plurality of protruding 342 in the part upper surface of flatness layer 340.In this embodiment, forming at protruding 342 o'clock, also can form the part upper surface of etching plane 343 simultaneously, shown in Figure 16 D in flatness layer 340.Above-mentioned protruding 342 is identical with Fig. 8 C with the technological process and the employed mask on etching plane 343.
Please refer to Figure 17 A to Figure 17 B, in another embodiment,, be not to form etching plane 343 simultaneously, but form penetration window 344 simultaneously through flatness layer 340 forming at protruding 342 o'clock.Above-mentioned protruding 342 is identical with Fig. 9 A with the technological process and the employed mask of penetration window 344.
And after forming above-mentioned protruding 342 step,, form reflection electrode layer 360 on the inwall and transparency conducting layer 350 of the surface of projection 342, guide hole 341 as Figure 16 D and Figure 17 B.Thus, just can form display base plate respectively as Fig. 7 A and Fig. 7 B.
Please refer to Figure 18 A to Figure 18 C, it is another manufacture method synoptic diagram of display base plate of the present invention.Shown in Figure 18 A, its processing step is identical with Figure 16 A.
Please refer to Figure 18 B, then form flatness layer 340 on second insulation course 330 and transparency conducting layer 350.Use 400 pairs of flatness layers of mask 340 to carry out the photoetching etching program, to form guide hole 341 and a plurality of protruding 342 simultaneously in flatness layer 340.Wherein, guide hole 341 is positioned at capacitance structure 320 tops, and expose portion transparency conducting layer 350 upper surfaces, and a plurality of protruding 342 then are positioned at the part upper surface of flatness layer 340.
In this embodiment, form guide hole 341 with protruding 342 o'clock, also can form the part upper surface of etching plane 343 simultaneously, shown in Figure 18 C in flatness layer 340.Above-mentioned guide hole 341, projection are 342 identical with Figure 10 B with the technological process and the employed mask on etching plane 343, and difference is guide hole 341 expose portion transparency conducting layers 350 upper surfaces of Figure 18 C, but not is exposed to capacitance electrode 322 upper surfaces.
Please refer to Figure 19 A to Figure 19 B, in another embodiment, form guide hole 341 with protruding 342 o'clock, be not to form etching plane 343 simultaneously, but form penetration window 344 simultaneously through flatness layer 340.Above-mentioned guide hole 341, projection are 342 identical with Figure 11 A with the technological process and the employed mask of penetration window 344, and difference is guide hole 341 expose portion transparency conducting layers 350 upper surfaces of Figure 19 B equally, but not are exposed to capacitance electrode 322 upper surfaces.
After forming above-mentioned protruding 342 step,, form reflection electrode layer 360 on the inwall and transparency conducting layer 350 of the surface of projection 342, guide hole 341 as Figure 18 C and Figure 19 B.Thus, just can form display base plate respectively as Fig. 7 A and Fig. 7 B.
The processing step of the various embodiments described above can be concluded becomes other form of corresponding process layer, as shown in figure 20.Please refer to Figure 20, " 7P8M " representative is made 7 photoetch programs (Photo etching process) of the required process of display base plate of the present invention and has been used 8 masks (Mask) in the form.Same, " 7P7M " representative process 7 photoetch programs and used the technology of 7 masks, " 6P6M " representative process 6 photoetch programs and used the technology of 6 masks.
In addition, " GE " in the form represents the formation of grid 311, " AS " represents the formation of semiconductor layer 313, " SD " represents the formation of source electrode 315 and drain electrode 316, " BP " represents the formation of second insulation course 330, and " Via " represents the formation of guide hole 341, and " PL " represents the formation of projection 342 on the flatness layer 340, " ITO " represents the formation of transparency conducting layer 350, and " AL " represents the formation of reflection electrode layer 360.
Above-mentioned Fig. 8 A to Fig. 8 D, and the narration of the technology of Fig. 3 A is the technological process of " 7P8M ", wherein " GE ", " AS ", " SD ", " BP ", " ITO ", " AL " have respectively passed through a photoetch program and have respectively used a mask, " Via " reaches " PL " and then used two masks altogether and passed through a photoetch program, and in the technological process of " PL ", except projection 342, also form etching plane 343 simultaneously.
The narration of the technology of Fig. 9 A, Fig. 9 B and Fig. 3 B also be the technological process of " 7P8M ", with above-mentioned different be in the technological process of " PL ", except protruding 342, also to form penetration window 344 simultaneously.
Above-mentioned Figure 10 A to Figure 10 C, and the technology of Fig. 3 A narration is the technological process of " 7P7M (1) ", wherein " GE ", " AS ", " SD ", " BP ", " ITO ", " AL " each all passed through a photoetch program and respectively used a mask.And in the technological process of " PL ", used a mask and through a photoetch program, to form guide hole 341, projection 342 and etching plane 343 simultaneously.
The narration of the technology of Figure 11 A, Figure 11 B and Fig. 3 B also be the technological process of " 7P7M (1) ", with above-mentioned different be, in the technological process of " PL ", be not to form etching plane 343, but formation penetration window 344.
Above-mentioned Figure 12 A to Figure 12 D, and the technology of Fig. 3 A narration is the technological process of " 7P7M (2) ", wherein " GE ", " AS ", " SD ", " ITO ", " AL " each all passed through a photoetch program and respectively used a mask.In addition, used a mask in the technological process of " BP+Via " and through a photoetch program, form the opening 331 on the guide hole 341 and second insulation course simultaneously, and in the technological process of " PL ", used a mask and through a photoetch program, to form projection 342 and etching plane 343 simultaneously.
The narration of the technology of Figure 13 A, Figure 13 B and Fig. 3 B also be the technological process of " 7P7M (2) ", with above-mentioned different be, in the technological process of " PL ", be not to form etching plane 343, but formation penetration window 344.
Above-mentioned Figure 14 A to Figure 14 B, and the technology of Fig. 5 A narration is the technological process of " 6P6M ", wherein " GE ", " AS ", " SD ", " ITO ", " AL " each all passed through a photoetch program and respectively used a mask.And in the technological process of " PL ", used a mask and through a photoetch program, to form guide hole 341, projection 342 and etching plane 343 simultaneously.
The narration of the technology of Figure 15 A, Figure 15 B and Fig. 5 B also be the technological process of " 6P6M ", with above-mentioned different be, in the technological process of " PL ", be not to form etching plane 343, but formation penetration window 344.
It should be noted that in the above-mentioned processing step that " ITO " is interchangeable with the process sequence of " AL ", describe in detail and all be disclosed in preamble, so repeat no more.
Guide hole 341 and the opening 331 of above-described each embodiment all is positioned at the top of capacitance structure 320, to expose capacitance electrode 322.Thus, transparency conducting layer 350 can be electrically connected with capacitance electrode 322 by guide hole 341 or opening 331.And, because the common electrode 321 of capacitance structure 320 is electrically connected to the drain electrode 316 of active component 310 with kite string, so transparency conducting layer 350 can be electrically connected with drain electrode 316 generations.
Yet in other embodiments, guide hole 341 and opening 331 also can be positioned at the top of active component 310, to expose drain electrode 316.Thus, transparency conducting layer 350 can pass through guide hole 341 or opening 331, and directly is electrically connected with drain electrode 316.
Please refer to Figure 21 A to Figure 25 B, it is the embodiment that guide hole 341 and opening 331 are positioned at active component 310 tops, and Fig. 3 A to Fig. 7 B is the embodiment that guide hole 341 and opening 331 are positioned at capacitance structure 320 tops.The two processing step is roughly the same, and only guide hole 341 is different with the formation position of opening 331.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.
Please refer to the display base plate of Figure 21 A and Figure 21 B, its version is similar to the display base plate of Fig. 3 B to Fig. 3 A respectively, and only the position change of guide hole 341 and opening 331 is to 316 tops that drain.In Figure 21 B, second insulation course 330 and/or first insulation course 312 that are positioned at penetrating region T can be removed or keep.
Please refer to the display base plate of Figure 22 A and Figure 22 B, its version is similar to the display base plate of Fig. 4 B to Fig. 4 A respectively, and only the position change of guide hole 341 and opening 331 is to 316 tops that drain.In Figure 22 B, second insulation course 330 and/or first insulation course 312 that are positioned at penetrating region T can be removed or keep.
Please refer to the display base plate of Figure 23 A and Figure 23 B, its version is similar to the display base plate of Fig. 5 B to Fig. 5 A respectively, and only the position change of guide hole 341 and opening 331 is to 316 tops that drain.Wherein, the reflection electrode layer 360 that is positioned at directly over the guide hole 341 can be removed or keep.In Figure 23 B, first insulation course 312 that is positioned at penetrating region T can be removed or keep.
Please refer to the display base plate of Figure 24 A and Figure 24 B, its version is similar to the display base plate of Fig. 6 B to Fig. 6 A respectively, and only the position change of guide hole 341 and opening 331 is to 316 tops that drain.In Figure 24 B, first insulation course 312 that is positioned at penetrating region T can be removed or keep.
Please refer to the display base plate of Figure 25 A and Figure 25 B, its version is similar to the display base plate of Fig. 7 B to Fig. 7 A respectively, and only the position change of guide hole 341 and opening 331 is to 316 tops that drain.In Figure 25 B, second insulation course 330 and/or first insulation course 312 that are positioned at penetrating region T can be removed or keep.
In addition, the method that the present invention makes display base plate also can be applied to a kind of method of making rete, and method step is as described below.Bottom is provided, and forms a rete on bottom, wherein the material of rete comprises photoresistance or organic material.Then, use mask to carry out the photoetching etching program, to form guide hole simultaneously and a plurality ofly to be raised in above-mentioned rete, its sprocket hole runs through rete, exposing the bottom of part, and the visual demand adjustment in the position of guide hole.And convex to form part upper surface in rete.
Above-mentioned mask has first photic zone, second photic zone and the 3rd photic zone.Wherein the transmittance of first photic zone transmittance that is about 100%, the second photic zone is about 0%, and the transmittance of the 3rd photic zone is about 10% to 30%.
First photic zone forms first pattern area, and in order to form guide hole, second photic zone and the 3rd photic zone interlock and constitute second pattern area, in order to form a plurality of projectioies.In one embodiment, when forming guide hole and a plurality of projection, also can form the part upper surface of etching plane simultaneously in rete.
At this moment, mask has the 4th photic zone, and its transmittance is 3% to 15%.The 4th photic zone and second photic zone interlock and constitute the 3rd pattern area, in order to form the etching plane.
It should be noted that in mask second photic zone in the 3rd pattern area is less than second photic zone in second pattern area.
In sum, the method for manufacturing display base plate of the present invention has following advantage:
One, utilize the mask with multiple photic zone, the flatness layer on display base plate forms different architectural features simultaneously, reduces the usage quantity of mask thus.
Two, simplify the processing step of half-penetrating reflective panel effectively to reduce the technology cost and to improve the technology qualification rate.
Though the present invention illustrates as above with preferred embodiments, it is not in order to limit the present invention's spirit and invention entity.To those skilled in the art, when understanding and utilize other element or mode to produce identical effect easily.Therefore, the modification of being done in not breaking away from spirit of the present invention and scope all should be included in the following claim.

Claims (13)

1.一种制造显示基板的方法,包括:1. A method of manufacturing a display substrate, comprising: 形成有源元件与电容结构于基板上,该有源元件具有漏极,该电容结构由共通电极与电容电极所构成;Forming an active element and a capacitor structure on the substrate, the active element has a drain, and the capacitor structure is composed of a common electrode and a capacitor electrode; 形成平坦层于该有源元件与该电容结构上方;及forming a planarization layer over the active device and the capacitive structure; and 使用掩膜对该平坦层进行光刻蚀刻程序,以在该平坦层的部分上表面形成多个凸起,同时在该平坦层上形成导孔,以及同时形成蚀刻平面,performing a photolithographic etching process on the planar layer using a mask to form a plurality of protrusions on a part of the upper surface of the planar layer, simultaneously forming guide holes on the planar layer, and simultaneously forming an etching plane, 其中该掩膜具有第一透光区、第二透光区、第三透光区和第四透光区,该第一透光区形成第一图案区,用以形成该导孔,该第二透光区与该第三透光区交错而构成第二图案区,用以形成这些凸起,该第四透光区与该第二透光区交错而构成第三图案区,用以形成蚀刻平面,该第三图案区中的第二透光区小于该第二图案区中的第二透光区。Wherein the mask has a first light transmission area, a second light transmission area, a third light transmission area and a fourth light transmission area, the first light transmission area forms a first pattern area for forming the guide hole, and the first light transmission area forms a first pattern area for forming the guide hole. The second light transmission area intersects with the third light transmission area to form a second pattern area for forming these protrusions, and the fourth light transmission area intersects with the second light transmission area to form a third pattern area for forming The etching plane, the second light transmission area in the third pattern area is smaller than the second light transmission area in the second pattern area. 2.如权利要求1所述的方法,其中该第一透光区的透光率约为100%,该第二透光区的透光率约为0%,该第三透光区的透光率为10%至30%,该第四透光区的透光率为3%至15%。2. The method according to claim 1, wherein the light transmittance of the first light-transmitting region is about 100%, the light transmittance of the second light-transmitting region is about 0%, and the light transmittance of the third light-transmitting region The light rate is 10% to 30%, and the light transmittance of the fourth light transmission area is 3% to 15%. 3.如权利要求1中所述的方法,其中形成该有源元件与该电容结构于该基板上的步骤,包括下列步骤:3. The method as claimed in claim 1, wherein the step of forming the active device and the capacitor structure on the substrate comprises the following steps: 形成栅极与该共通电极于该基板上;forming a gate and the common electrode on the substrate; 依序形成第一绝缘层及半导体层于该栅极上,其中该第一绝缘层也形成于该共通电极上;以及sequentially forming a first insulating layer and a semiconductor layer on the gate, wherein the first insulating layer is also formed on the common electrode; and 形成源极与该漏极于该半导体层上,并同时形成该电容电极于该共通电极及该第一绝缘层上方。The source and the drain are formed on the semiconductor layer, and the capacitance electrode is formed on the common electrode and the first insulating layer at the same time. 4.如权利要求1所述的方法,其中该形成该平坦层的步骤前,还包括下列步骤:4. The method as claimed in claim 1, wherein before the step of forming the planar layer, further comprising the following steps: 形成第二绝缘层于该有源元件上;forming a second insulating layer on the active element; 形成开口于该第二绝缘层上,以暴露该漏极;以及forming an opening on the second insulating layer to expose the drain; and 形成透明电极于该第二绝缘层上,并通过该开口与该漏极电连接。A transparent electrode is formed on the second insulating layer and electrically connected to the drain through the opening. 5.如权利要求4所述的方法,其中进行该光刻蚀刻程序的步骤后,还包括形成反射电极层于这些凸起表面、该导孔的内壁与该透明导电层上,其中该导孔位于该开口的上方,且暴露该透明导电层的部分上表面。5. The method according to claim 4, further comprising forming a reflective electrode layer on the convex surfaces, the inner wall of the guide hole and the transparent conductive layer after performing the step of the photolithographic etching process, wherein the guide hole Located above the opening and exposing part of the upper surface of the transparent conductive layer. 6.如权利要求1所述的方法,其中形成该平坦层的步骤前,还包括下列步骤:6. The method according to claim 1, wherein before the step of forming the planar layer, further comprising the following steps: 形成第二绝缘层于该电容结构上;forming a second insulating layer on the capacitor structure; 形成开口于该第二绝缘层上,以暴露该电容电极;以及forming an opening on the second insulating layer to expose the capacitor electrode; and 形成透明电极于该第二绝缘层上,并通过该开口与该漏极电连接。A transparent electrode is formed on the second insulating layer and electrically connected to the drain through the opening. 7.如权利要求6所述的方法,其中进行该光刻蚀刻程序的步骤后,还包括形成反射电极层于这些凸起表面、该导孔的内壁与该透明导电层上,其中该导孔位于该开口的上方,且暴露该透明导电层的部分上表面。7. The method according to claim 6, further comprising forming a reflective electrode layer on the convex surfaces, the inner wall of the guide hole and the transparent conductive layer after performing the step of the photolithographic etching process, wherein the guide hole Located above the opening and exposing part of the upper surface of the transparent conductive layer. 8.如权利要求1所述的方法,其中进行该光刻蚀刻程序的步骤后,还包括下列步骤:8. The method as claimed in claim 1, wherein after performing the step of the photolithography etching procedure, further comprising the following steps: 形成透明导电层于该平坦层表面与该导孔的内壁,并通过该导孔电连接该漏极;以及forming a transparent conductive layer on the surface of the planar layer and the inner wall of the via, and electrically connecting the drain through the via; and 形成反射电极层于部分该透明导电层上,且于这些凸起表面上。A reflective electrode layer is formed on part of the transparent conductive layer and on the raised surfaces. 9.如权利要求8所述的方法,其中该导孔位于该有源元件上方,并暴露该漏极。9. The method of claim 8, wherein the via is located above the active device and exposes the drain. 10.如权利要求8所述的方法,其中该导孔位于该电容结构上方,并暴露该电容电极。10. The method of claim 8, wherein the via hole is located above the capacitor structure and exposes the capacitor electrode. 11.如权利要求1所述的方法,其中进行该光刻蚀刻程序的步骤后,还包括下列步骤:11. The method as claimed in claim 1, wherein after performing the step of the photolithography etching procedure, further comprising the following steps: 形成反射电极层于这些凸起表面与该导孔的内壁,并通过该导孔电连接该漏极;以及forming a reflective electrode layer on the raised surfaces and the inner wall of the via, and electrically connecting the drain through the via; and 形成透明导电层于该反射电极层与该平坦层表面。A transparent conductive layer is formed on the surface of the reflective electrode layer and the flat layer. 12.如权利要求11所述的方法,其中该导孔位于该有源元件上方,并暴露该漏极。12. The method of claim 11, wherein the via is located above the active device and exposes the drain. 13.如权利要求11所述的方法,其中该导孔位于该电容结构上方,并暴露该电容电极。13. The method of claim 11, wherein the via hole is located above the capacitor structure and exposes the capacitor electrode.
CNB2007100858934A 2007-03-09 2007-03-09 Method of manufacturing display substrate Expired - Fee Related CN100543566C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2007100858934A CN100543566C (en) 2007-03-09 2007-03-09 Method of manufacturing display substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2007100858934A CN100543566C (en) 2007-03-09 2007-03-09 Method of manufacturing display substrate

Publications (2)

Publication Number Publication Date
CN101017301A CN101017301A (en) 2007-08-15
CN100543566C true CN100543566C (en) 2009-09-23

Family

ID=38726394

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2007100858934A Expired - Fee Related CN100543566C (en) 2007-03-09 2007-03-09 Method of manufacturing display substrate

Country Status (1)

Country Link
CN (1) CN100543566C (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101916006A (en) * 2010-08-09 2010-12-15 信利半导体有限公司 Liquid crystal display device
TWI599996B (en) * 2016-11-09 2017-09-21 奕力科技股份有限公司 Display apparatus

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101383327B (en) * 2007-09-05 2013-04-10 奇美电子股份有限公司 Fabrication of liquid crystal display device, pixel array substrate and pixel array substrate
TW200921225A (en) 2007-11-06 2009-05-16 Au Optronics Corp Transflective liquid crystal display panel
CN105590848B (en) * 2014-11-17 2019-02-15 上海和辉光电有限公司 Display device preparation method
CN104992909A (en) * 2015-05-20 2015-10-21 南通富士通微电子股份有限公司 Manufacturing method of wafer level packaging structure
CN106292043B (en) * 2015-05-29 2019-10-25 鸿富锦精密工业(深圳)有限公司 Electric connection structure and array substrate

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1392964A (en) * 2000-09-27 2003-01-22 松下电器产业株式会社 Transreflective liquid crystal display
CN1417622A (en) * 2001-10-29 2003-05-14 Lg.菲利浦Lcd株式会社 Transmitting/reflecting LCD and its making process
CN1514291A (en) * 2002-12-31 2004-07-21 Lg.������Lcd��ʽ���� Transflective liquid crystal display device and manufacturing method thereof
CN1534334A (en) * 2003-03-27 2004-10-06 ��������ʾ���Ƽ���˾ Manufacturing method of reflective and transmissive compound thin film transistor liquid crystal display
US20070002221A1 (en) * 2005-06-30 2007-01-04 Lg. Philips Lcd Co., Ltd. Array substrate for transflective liquid crystal display device and fabrication method thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1392964A (en) * 2000-09-27 2003-01-22 松下电器产业株式会社 Transreflective liquid crystal display
CN1417622A (en) * 2001-10-29 2003-05-14 Lg.菲利浦Lcd株式会社 Transmitting/reflecting LCD and its making process
CN1514291A (en) * 2002-12-31 2004-07-21 Lg.������Lcd��ʽ���� Transflective liquid crystal display device and manufacturing method thereof
CN1534334A (en) * 2003-03-27 2004-10-06 ��������ʾ���Ƽ���˾ Manufacturing method of reflective and transmissive compound thin film transistor liquid crystal display
US20070002221A1 (en) * 2005-06-30 2007-01-04 Lg. Philips Lcd Co., Ltd. Array substrate for transflective liquid crystal display device and fabrication method thereof

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101916006A (en) * 2010-08-09 2010-12-15 信利半导体有限公司 Liquid crystal display device
CN101916006B (en) * 2010-08-09 2012-04-04 信利半导体有限公司 Liquid crystal display device
TWI599996B (en) * 2016-11-09 2017-09-21 奕力科技股份有限公司 Display apparatus

Also Published As

Publication number Publication date
CN101017301A (en) 2007-08-15

Similar Documents

Publication Publication Date Title
CN100492144C (en) Transflective liquid crystal display device and manufacturing method thereof
CN102902118B (en) In-plane-switching-mode liquid crystal display device and manufacture method thereof
KR100312328B1 (en) Transflective liquid crystal display device
US6683666B1 (en) Reflective-transmission type thin film transistor liquid crystal display
KR100661825B1 (en) Array substrate of reflective transmissive liquid crystal display device and manufacturing method thereof
CN100529932C (en) Liquid crystal display device and fabricating method thereof
CN100444013C (en) Liquid crystal display device and fabricating method thereof
CN1869775B (en) Manufacturing method of liquid crystal display
CN100543566C (en) Method of manufacturing display substrate
WO2020228058A1 (en) Tft array substrate and display panel
KR100617290B1 (en) Reflective Transmissive Liquid Crystal Display Array Substrate and Manufacturing Method Thereof
WO2004027498A1 (en) Liquid crystal display device
JP2003149679A (en) Structure and manufacturing method of film-transistor liquid crystal display having convex structure
US7403245B2 (en) Liquid crystal display device and method for fabricating the same
JP2007114770A (en) Array substrate, method of manufacturing the same and liquid crystal display device having the same
KR20070111201A (en) Semi-transmissive diode substrate and manufacturing method thereof
KR101274685B1 (en) liquid crystal display device
CN100456116C (en) Liquid crystal display device and fabricating method thereof
KR100611044B1 (en) Reflective Liquid Crystal Display and Manufacturing Method Thereof
TWI333112B (en) Liquid crystal driving electrode and liquid crystal display using the same
CN102116956A (en) Semi-transmission semi-reflection type liquid crystal display panel and manufacturing method thereof
TWI390292B (en) Semi-transflective liquid crystal display panel and manufacturing method thereof
CN113534528A (en) Pixel structure, manufacturing method of pixel structure and array substrate
TWI385455B (en) Transflective pixel structure and display pane
JP2003241222A (en) Reflection type liquid crystal display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090923

Termination date: 20210309

CF01 Termination of patent right due to non-payment of annual fee