[go: up one dir, main page]

CN100524877C - Phase change memory element and method of manufacturing the same - Google Patents

Phase change memory element and method of manufacturing the same Download PDF

Info

Publication number
CN100524877C
CN100524877C CNB2006100940440A CN200610094044A CN100524877C CN 100524877 C CN100524877 C CN 100524877C CN B2006100940440 A CNB2006100940440 A CN B2006100940440A CN 200610094044 A CN200610094044 A CN 200610094044A CN 100524877 C CN100524877 C CN 100524877C
Authority
CN
China
Prior art keywords
phase change
columnar electrode
electrode
columnar
lower half
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2006100940440A
Other languages
Chinese (zh)
Other versions
CN101093872A (en
Inventor
卓言
曾明豪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Industrial Technology Research Institute ITRI
Original Assignee
Industrial Technology Research Institute ITRI
Winbond Electronics Corp
Powerchip Semiconductor Corp
Nanya Technology Corp
Promos Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Industrial Technology Research Institute ITRI, Winbond Electronics Corp, Powerchip Semiconductor Corp, Nanya Technology Corp, Promos Technologies Inc filed Critical Industrial Technology Research Institute ITRI
Priority to CNB2006100940440A priority Critical patent/CN100524877C/en
Publication of CN101093872A publication Critical patent/CN101093872A/en
Application granted granted Critical
Publication of CN100524877C publication Critical patent/CN100524877C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Semiconductor Memories (AREA)

Abstract

The invention provides a phase change memory element. The first columnar electrodes and the second columnar electrodes are arranged in a horizontal direction. The graphical phase change layer is positioned between the first columnar electrode and the second columnar electrode and is electrically connected with the first columnar electrode and the second columnar electrode, and the overall graphical phase change layer is positioned on a plane structure. The lower electrode is electrically connected to the first columnar electrode, and the upper electrode is electrically connected to the second columnar electrode. The patterned phase change layer is formed on the horizontal plane, so that the patterned phase change layer is integrally a plane, and compared with the conventional phase change layer formed in the groove, the patterned phase change layer has a shorter current path and fewer defects. In addition, the contact area of the phase change layer and the electrode is determined by the thickness of the patterned phase change layer, and the exposure limit size can be broken through. In addition, the number of photomasks and the number of photoetching steps of the process steps are less than that of the existing horizontal phase change memory, and the process is simpler.

Description

Phase change memory component and manufacture method thereof
Technical field
The present invention relates to a kind of memory component and manufacture method thereof, and particularly relate to a kind of phase change memory component and manufacture method thereof.
Background technology
Phase transition storage has competitive characteristics such as speed, power, capacity, reliability, process integration degree and cost, is fit to be used as the stand alone type or the Embedded memory application of higher density.Because the unique advantage of phase transition storage technology, also make it be considered to might replace very much nonvolatile memory technology such as volatile memory such as highly competititve static memory SRAM of present commercialization and dynamic random access memory DRAM and flash memory Flash, be expected to become following potential new generation semiconductor memory.
Figure 1A illustrates the phase transition storage of existing T type structure, shown in Figure 1A, the phase transition storage of existing T type structure comprises bottom electrode 102 in regular turn, plug 104, phase change layer 106 are fastened in contact down, upward plug 108 and top electrode 110 are fastened in contact, wherein the following contact of column is fastened plug 104 for heating electrode, it contacts with phase change layer 106, following contact is fastened the contact area of plug 104 and phase change layer 106 by contacting the size decision of fastening plug 104 down, and the limit of dwindling by the gold-tinted photoetching of size determines, therefore, the size micro is more difficult relatively.
In addition, prior art has also disclosed the phase transition storage of horizontal structure, shown in Figure 1B, heating electrode 112 adopts and is horizontally disposed with, so, the size of heating electrode 112 is by the film thickness decision that forms heating electrode 112, can not be subjected to the qualification of gold-tinted photolithography limitation, yet the phase-change material 114 of this technology is to fill out the hole process deposits, the reliability that contacts with heating electrode 112, uniformity is all undesirable, in addition, heating electrode 112 must select high-resistance material in order to the efficiency of heating surface, but because heating electrode 112 path lengths, turn on process has excessive power loss, in addition, the circulation path of electric current in phase-change material layers 114 is also longer, causes excessive power loss equally, again in addition, the use photomask number of this horizontal structure phase transition storage Duos one to twice than traditional T type, cost of manufacture is higher.
US 6; 867; 425 have disclosed a kind of side direction type phase change memory component; shown in Fig. 1 C; it forms electrode material and in addition graphical on substrate 150; and utilize electrode 152,153 after graphical as two electrodes 152,153 of current flowing on the phase-change material 154, and phase-change material 154 and graphical after electrode 152,153 at interval with dielectric layer 156, and protective layer 158 covering phase-change materials of forming by dielectric material 154.The benefit of this side direction type phase change memory component is can contact by side direction type to reduce operating current, and the shortening by two electrode spacings can reduce the flow through path of phase-change material of electric current, and then the power loss can reduce element operation the time, yet its also inevitable following shortcoming: phase-change material deposits to fill out hole technology equally, the same undesirable with reliability, the uniformity of heating electrode contact, and, cause the more serious hole predicament of filling out in order to shorten interelectrode distance.Heating electrode must select high-resistance material in order to the efficiency of heating surface, but the heating electrode path is longer than above-mentioned prior art, causes bigger power loss.Outside the heating electrode, still must be at the extra conduction electrode of the both sides of horizontal plane, memory is single will to occupy huge area.It is higher to use the photomask number Duo one, cost of manufacture than traditional T type.
Summary of the invention
According to the problems referred to above, main purpose of the present invention is for providing a phase change memory component, compares with the phase change layer that tradition is formed at groove to have shorter current path, and has less defective.In addition, the contact area of phase change layer and electrode can be broken through exposure dimension limit by the thickness decision of graphical phase change layer.
The invention provides a kind of phase change memory component.First columnar electrode and the second columnar electrode along continuous straight runs are arranged.Graphical phase change layer and is electrically connected first columnar electrode and second columnar electrode between first columnar electrode and second columnar electrode, wherein whole graphical phase change layer is positioned on the planar structure.Bottom electrode is electrically connected first columnar electrode, and top electrode is electrically connected second columnar electrode.
The invention provides a kind of manufacture method of phase change memory component.At first, provide substrate, substrate comprises source electrode and drain electrode.Form a plurality of plain conductors and the connector that are electrically connected drain electrode thereafter; On plain conductor or connector, form the bottom electrode that is arranged in first dielectric layer.Then, form the first columnar electrode Lower Half and the second columnar electrode Lower Half that is arranged in second dielectric layer on the bottom electrode and first dielectric layer, wherein the first columnar electrode Lower Half is electrically connected bottom electrode; On the part first columnar electrode Lower Half, the part second columnar electrode Lower Half and part second dielectric layer, form graphical phase change layer.Follow-up, on the graphical phase change layer of the first columnar electrode Lower Half, the second columnar electrode Lower Half and part, formation is arranged in the first columnar electrode first half and the second columnar electrode first half of the 3rd dielectric layer, to form first columnar electrode and second columnar electrode, wherein graphical phase change layer extends in first columnar electrode and second columnar electrode.Follow-up, the top electrode of the formation electrical connections second columnar electrode first half.
The invention provides a kind of manufacture method of phase change memory component.At first, provide substrate, substrate comprises source electrode and drain electrode; Form a plurality of plain conductors and the connector that are electrically connected drain electrode.Then, on plain conductor or connector, form the bottom electrode that is arranged in first dielectric layer, on the bottom electrode and first dielectric layer, form second dielectric layer.Follow-up, on second dielectric layer, form phase change layer, on the phase change layer and second dielectric layer, form the 3rd dielectric layer.On three dielectric layer form patterned photoresist layer thereafter; With patterned photoresist layer is mask, etching second dielectric layer and the 3rd dielectric layer, and to form at least two openings, its split shed runs through the phase change layer of part.Next, electric conducting material is inserted opening, to form at least two columnar electrodes.
The invention provides a kind of manufacture method of phase change memory component.At first, provide substrate, substrate comprises source electrode and drain electrode; Form a plurality of plain conductors and the connector that are electrically connected drain electrode.Then, on plain conductor or connector, form the bottom electrode that is arranged in first dielectric layer, on the bottom electrode and first dielectric layer, form second dielectric layer.Follow-up, on second dielectric layer, form phase change layer; On the phase change layer and second dielectric layer, form the 3rd dielectric layer.Next, graphical phase change layer.On three dielectric layer form patterned photoresist layer thereafter; With patterned photoresist layer is mask, etching second dielectric layer and the 3rd dielectric layer, and to form at least two openings, its split shed runs through the graphical phase change layer of part.Next, electric conducting material is inserted opening, to form at least two columnar electrodes, so, graphical phase change layer is positioned between two columnar electrodes, and side joint two columnar electrodes.
Description of drawings
Figure 1A illustrates the phase transition storage of existing T type structure.
Figure 1B illustrates the phase transition storage of existing level structure.
Fig. 1 C illustrates existing side direction type phase transition storage schematic diagram.
Fig. 2 A~Fig. 2 E discloses the profile of the manufacturing process of one embodiment of the invention phase transition storage.
Fig. 3 is for disclosing the plane graph of one embodiment of the invention phase transition storage.
Fig. 4 A~Fig. 4 E is the profile of the manufacturing process of announcement another embodiment of the present invention phase transition storage.
Fig. 5 A~Fig. 5 E is the profile of the manufacturing process of announcement further embodiment of this invention phase transition storage.
Fig. 6 is for disclosing the plane graph of another embodiment of the present invention phase transition storage.
The simple symbol explanation
102~bottom electrode;
Plug is fastened in 104~down contacts;
106~phase change layer;
108~go up contact to fasten plug;
110~top electrode;
112~heating electrode;
114~phase-change material;
150~substrate;
152~electrode;
153~electrode;
154~phase-change material;
156~dielectric layer;
158~protective layer;
200~substrate;
202~active area;
204~grid;
206~source area;
208~drain region;
210~ground floor plain conductor;
212~second layer metal lead;
214~the first connectors;
216~the three-layer metal leads;
218~the second connectors;
220~the 3rd connectors;
222~interlayer dielectric layer;
224~the first dielectric layers;
226~bottom electrode;
228~the second dielectric layers;
230~columnar electrode Lower Half;
232~graphical phase change layer;
234~the 3rd dielectric layers;
236~columnar electrode first half;
240~columnar electrode;
242~the 4th dielectric layers;
244~top electrode;
404~the first dielectric layers;
402~bottom electrode;
406~the second dielectric layers;
408~graphical phase change layer;
410~the 3rd dielectric layers;
412~definition photoresist layer;
414~columnar electrode;
416~the 4th dielectric layers;
418~top electrode;
502~the first dielectric layers;
504~bottom electrode;
506~the second dielectric layers;
508~phase change layer;
510~the 3rd dielectric layers;
512~photoresist layer;
514~opening;
516~columnar electrode;
518~the 4th dielectric layers;
520~top electrode.
Embodiment
Fig. 2 A~Fig. 2 E is the profile of the manufacturing process of announcement one embodiment of the invention phase transition storage, at first, please refer to Fig. 2 A, substrate 200 is provided, substrate 200 includes source region 202, be formed with grid 204 on the active area 202, grid 204 both sides are formed with impure source district 206 and drain region 208 respectively, source area 206, drain region 208 contacts with the ground floor plain conductor 210 of correspondence respectively with grid 204, second layer metal lead 212 contacts with ground floor plain conductor 210 by first connector 214, three-layer metal lead 216 contacts with second layer metal lead 212 by second connector 218, be formed with the 3rd connector 220 on the three-layer metal lead 216, and isolate with interlayer dielectric layer 222 between above-mentioned plain conductor and connector.
Thereafter, on the 3rd connector 220, form first dielectric layer of forming by silicon nitride, silica or silicon oxynitride 224, next, carry out the photoetching etching with the first road photomask, in first dielectric layer 224, form opening, thereafter deposition and the etch-back electric conducting material of TiN, TaN or TiW for example is to form bottom electrode 226 in opening.
Please refer to Fig. 2 B, on the bottom electrode 226 and first dielectric layer 224, form second dielectric layer of forming by silicon nitride, silica or silicon oxynitride 228, next, carry out the photoetching etching with the second road photomask, in second dielectric layer 228, form at least two openings, thereafter, deposition and etch-back be refractory metal, low heat conduction coefficient metal, phase change material memory or the chalcogenide of W or TiAlN for example, to form columnar electrode Lower Half 230 in opening.
Please refer to Fig. 2 C, all thick property ground deposition is by the phase change layer of Ag, In, Te, Sb, Ge or combinations thereof on the columnar electrode Lower Half 230 and second dielectric layer 228, and phase change layer can comprise the ternary chalcogenide (GeTe-Sb for example of Ge-Te-Sb 2Te 3) or the binary that blendes together of each ratio of Sb-Te form chalcogenide, wherein chalcogenide mixes and comprises Cr, Fe, the mixture of Ni and aforementioned correspondence, or Bi, Pb, Sn, As, S, Si, P, the mixture of O and aforementioned correspondence.
Then, carry out the photoetching etching with the second road photomask, graphical phase change layer is to form the graphical phase change layer 232 of the adjacent columnar electrode Lower Half 230 of cross-over connection two.
Please refer to Fig. 2 D, at graphical phase change layer 232, form on second dielectric layer 228 and the columnar electrode Lower Half 230 by silicon nitride, the 3rd dielectric layer 234 that silica or silicon oxynitride are formed, next, carry out the photoengraving carving technology with the above-mentioned former second road photomask, in the 3rd dielectric layer 234, form at least two openings, expose corresponding columnar electrode Lower Half 230 respectively, be noted that etching step need keep graphical phase change layer 232, in a preferred embodiment of the invention, this etch process compares greater than 10 the selection of the 3rd dielectric layer 234 and graphical phase change layer 232, and during with exposure definition opening, the side-play amount of the columnar electrode Lower Half 230 of opening and correspondence can not be too big, thereafter deposition and the etch-back refractory metal of W or TiAlN for example, the low heat conduction coefficient metal, phase change material memory or chalcogenide, in opening, to form the columnar electrode first half 236, so, the columnar electrode Lower Half 230 and the columnar electrode first half 236 constitute columnar electrode 240, preferably, two columnar electrodes 240 are positioned at same one deck, and graphical phase change layer 232 extends in the columnar electrode 240.
Please refer to Fig. 2 E, on columnar electrode 240, form by silicon nitride, the 4th dielectric layer 242 that silica or silicon oxynitride are formed, next, carry out the photoetching etching with the 4th road photomask, in the 4th dielectric layer 242, form opening, thereafter deposition and etch-back TiN for example, the electric conducting material of TaN or TiW, in opening, to form top electrode 244, so, can finish the making of main element of the phase transition storage of this example, it should be noted that the related process of the phase transition storage of this embodiment of the present invention is only used 4 road photomasks and 4 lithographic process steps, compare with existing horizontal phase transition storage technology, can reduce 1 road photomask and 1 lithographic process steps.
Fig. 3 is for disclosing the plane graph of one embodiment of the invention phase transition storage, please refer to Fig. 2 E and Fig. 3, graphical phase change layer 232 is formed on the plane, therefore, graphical phase change layer 232 integral body are a plane, compare with the phase change layer that tradition is formed at groove and can have shorter current path, and have less defective.In addition, the contact area of phase change layer and electrode can be broken through exposure dimension limit by the thickness decision of graphical phase change layer 232.
Fig. 4 A~Fig. 4 E is the profile of the manufacturing process of announcement one embodiment of the invention phase transition storage, and the structure that wherein is positioned at the bottom electrode below is similar with the foregoing description, and identical part adopts the label identical with the foregoing description in this embodiment.At first, please refer to Fig. 4 A, substrate 200 is provided, substrate 200 includes source region 202, be formed with grid 204 on the active area 202, grid 204 both sides are formed with impure source 206 and drain region 208 respectively, source area 206, drain region 208 contacts with the ground floor plain conductor 210 of correspondence respectively with grid 204, second layer metal lead 212 contacts with ground floor plain conductor 210 by first connector 214, three-layer metal lead 216 contacts with second layer metal lead 212 by second connector 218, be formed with the 3rd connector 220 on the three-layer metal lead 216, and isolate with interlayer dielectric layer 222 between above-mentioned plain conductor and connector.
Thereafter, on the 3rd connector 220, form first dielectric layer of forming by silicon nitride, silica or silicon oxynitride 404, next, carry out the photoetching etching with the first road photomask, in first dielectric layer 404, form opening, thereafter deposition and the etch-back electric conducting material of TiN, TaN or TiW for example is to form bottom electrode 402 in opening.
Please refer to Fig. 4 B, on the bottom electrode 402 and first dielectric layer 404, form second dielectric layer 406 that silicon nitride, silica or silicon oxynitride are formed, next, on second dielectric layer 406, deposit to all thick property for example GeTe-Sb 2Te 3Ternary form the phase change layer that binary that chalcogenide or each ratio of Sb-Te blend together is formed chalcogenide, then, carry out the photoetching etching with the second road photomask, the definition phase change layer is to form graphical phase change layer 408.
Please refer to Fig. 4 C, on the graphical phase change layer 408 and second dielectric layer 406, form the 3rd dielectric layer of forming by silicon nitride, silica or silicon oxynitride 410, next, painting photoresist layer 412 on the 3rd dielectric layer 410, and with the 3rd road photomask definition photoresist layer 412.
Please refer to Fig. 4 D, with the photoresist layer 412 after the definition is mask, carry out the photoetching etching, in the 3rd dielectric layer 410 and second dielectric layer 406, form at least two openings, the both sides of running through graphical phase change layer 408 respectively, expose the top electrode 402 or first dielectric layer 404, thereafter, deposition and etch-back be the refractory metal of W or TiAlN for example, the low heat conduction coefficient metal, phase change material memory or chalcogenide, in opening, to form columnar electrode 414, preferably, two columnar electrodes 414 are positioned at same one deck, and the vertical sidewall of graphical phase change layer 408 contact columnar electrodes 414.
Please refer to Fig. 4 E, on columnar electrode 414, form the 4th dielectric layer of forming by silicon nitride, silica or silicon oxynitride 416, next, carry out the photoetching etching with the 4th road photomask, in the 4th dielectric layer 416, form opening, thereafter deposition and the etch-back electric conducting material of TiN, TaN or TiW for example is to form top electrode 418 in opening.Related process that it should be noted that the phase transition storage of this embodiment of the present invention is only used 4 road photomasks and 3 lithographic process steps, compared to existing horizontal phase transition storage technology, can reduce 1 road photomask and 2 lithographic process steps.
Fig. 5 A~Fig. 5 E is the profile of the manufacturing process of announcement one embodiment of the invention phase transition storage, and the structure that wherein is positioned at the bottom electrode below is similar with the foregoing description, and identical part adopts the label identical with the foregoing description in this embodiment.At first, please refer to Fig. 5 A, substrate 200 is provided, substrate 200 includes source region 202, be formed with the grid 204 that is positioned on the gate dielectric on the active area 202, grid 204 both sides are formed with impure source 206 and drain region 208 respectively, source area 206, drain region 208 contacts with the ground floor plain conductor 210 of correspondence respectively with grid 204, second layer metal lead 212 contacts with ground floor plain conductor 210 by first connector 214, three-layer metal lead 216 contacts with second layer metal lead 212 by second connector 218, be formed with the 3rd connector 220 on the three-layer metal lead 216, and isolate with interlayer dielectric layer 222 between above-mentioned plain conductor and connector.
Thereafter, on the 3rd connector 220, form first dielectric layer of forming by silicon nitride, silica or silicon oxynitride 502, next, carry out the photoetching etching with the first road photomask, in first dielectric layer 502, form opening, thereafter deposition and the etch-back electric conducting material of TiN, TaN or TiW for example is to form bottom electrode 504 in opening.
Please refer to Fig. 5 B, on the bottom electrode 504 and first dielectric layer 502, form second dielectric layer of forming by silicon nitride, silica or silicon oxynitride 506, next, on second dielectric layer 506 deposition of all thick property for example the ternary of GeTe-Sb2Te3 form the phase change layer 508 that binary that chalcogenide or each ratio of Sb-Te blend together is formed chalcogenide, on phase change layer 508 form three dielectric layer 510 by silicon nitride, silica or silicon oxynitride formed thereafter.
Please refer to Fig. 5 C, painting photoresist layer 512 on the 3rd dielectric layer 510, and with the 3rd road photomask definition photoresist layer 512, then, with the photoresist layer 512 after the definition is mask, carry out etch process, in second dielectric layer 506 and the 3rd dielectric layer 510, form at least two openings 514, its split shed 514 runs through phase change layer 508, and the exposure top electrode 504 or first dielectric layer 502, thereafter, please refer to Fig. 5 D, deposition and etch-back be the refractory metal of W or TiAlN for example, the low heat conduction coefficient metal, phase change material memory or chalcogenide, with formation columnar electrode 516 in opening 514, and the both sides vertical sidewall of phase change layer 508 contact columnar electrodes 516.
Please refer to Fig. 5 E, on columnar electrode 516, form the 4th dielectric layer of forming by silicon nitride, silica or silicon oxynitride 518, next, carry out the photoetching etching with the 3rd road photomask, in the 4th dielectric layer 518, form opening, thereafter deposition and the etch-back electric conducting material of TiN, TaN or TiW for example is to form top electrode 520 in opening.Fig. 6 please refer to Fig. 5 E and Fig. 6 for disclosing the plane graph of the above embodiment of the present invention phase transition storage, and phase change layer 508 is formed on the plane, and holohedral form ground surrounds columnar electrode 516 and contacts it.
Related process that it should be noted that the phase transition storage of this embodiment of the present invention is only used 3 road photomasks and 3 lithographic process steps, compared to existing horizontal phase transition storage technology, can reduce 2 road photomasks and 2 lithographic process steps.
In addition, the above-mentioned phase change memory component of the present invention can be connected to the driving element that for example comprises mosfet transistor, BJT transistor and diode.
According to the foregoing description, the graphical phase change layer of the embodiment of the invention is formed on the horizontal plane, and therefore, graphical phase change layer integral body is a plane, and it is shorter that tradition is formed at the current path of phase change layer of groove, and defective is less.In addition, the contact area of phase change layer and electrode can be broken through exposure dimension limit by the thickness decision of graphical phase change layer.In addition, the photomask number of processing step of the present invention is compared with existing horizontal phase transition storage with the lithography step number and is lacked, and technology is simpler.
Though the present invention discloses as above with preferred embodiment; yet it is not in order to limit the present invention; those skilled in the art can do a little change and retouching without departing from the spirit and scope of the present invention, thus protection scope of the present invention should with claim the person of being defined be as the criterion.

Claims (20)

1、一种相变存储器元件,包括:1. A phase change memory element, comprising: 沿水平方向排列的第一柱状电极和第二柱状电极;first columnar electrodes and second columnar electrodes arranged in the horizontal direction; 相变层,位于所述第一柱状电极和所述第二柱状电极之间,且电连接所述第一柱状电极和所述第二柱状电极,其中整体相变层位于平面结构上;a phase change layer located between the first columnar electrode and the second columnar electrode and electrically connected to the first columnar electrode and the second columnar electrode, wherein the entire phase change layer is located on a planar structure; 下电极,电连接所述第一柱状电极;及a lower electrode electrically connected to the first columnar electrode; and 上电极,电连接所述第二柱状电极。The upper electrode is electrically connected to the second columnar electrode. 2、如权利要求1所述的相变存储器元件,其中所述相变层进行图案化定义,以形成图形化相变层。2. The phase change memory device of claim 1, wherein the phase change layer is patterned to form a patterned phase change layer. 3、如权利要求2所述的相变存储器元件,其中所述图形化相变层延伸入所述第一柱状电极和所述第二柱状电极中。3. The phase change memory element of claim 2, wherein the patterned phase change layer extends into the first columnar electrode and the second columnar electrode. 4、如权利要求2所述的相变存储器元件,其中所述图形化相变层仅接触所述第一柱状电极和所述第二柱状电极的侧壁表面。4. The phase change memory element of claim 2, wherein the patterned phase change layer contacts only sidewall surfaces of the first and second pillar electrodes. 5、如权利要求1所述的相变存储器元件,还包括连接至所述相变存储器元件的驱动元件。5. The phase change memory element of claim 1, further comprising a driving element connected to the phase change memory element. 6、如权利要求1所述的相变存储器元件,其中所述相变层包括硫族化合物。6. The phase change memory element of claim 1, wherein the phase change layer comprises a chalcogenide. 7、如权利要求6所述的相变存储器元件,其中所述硫族化合物包括Ge-Te-Sb的三元硫族化合物。7. The phase change memory element of claim 6, wherein the chalcogenide comprises a ternary chalcogenide of Ge-Te-Sb. 8、如权利要求6所述的相变存储器元件,其中硫族化合物掺杂包括Cr、Fe、Ni及前述Cr、Fe、Ni对应的混合物,或Bi、Pb、Sn、As、S、Si、P、O及前述Bi、Pb、Sn、As、S、Si、P、O对应的混合物。8. The phase change memory element according to claim 6, wherein the chalcogenide doping includes Cr, Fe, Ni and the corresponding mixtures of the aforementioned Cr, Fe, Ni, or Bi, Pb, Sn, As, S, Si, P, O, and mixtures corresponding to the aforementioned Bi, Pb, Sn, As, S, Si, P, and O. 9、如权利要求1所述的相变存储器元件,其中所述第一柱状电极和所述第二柱状电极由耐火金属、低热传导系数金属或相变记忆材料组成。9. The phase change memory element as claimed in claim 1, wherein the first columnar electrode and the second columnar electrode are composed of refractory metal, low thermal conductivity metal or phase change memory material. 10、如权利要求1所述的相变存储器元件,其中所述第一柱状电极和所述第二柱状电极为W、TiAlN或硫族化合物。10. The phase change memory element of claim 1, wherein the first columnar electrode and the second columnar electrode are W, TiAlN, or chalcogenide. 11、如权利要求1所述的相变存储器元件,其中所述第一柱状电极和所述第二柱状电极位于同一层。11. The phase change memory element of claim 1, wherein the first columnar electrode and the second columnar electrode are located at the same layer. 12、一种相变存储器元件的制造方法,包括:12. A method for manufacturing a phase change memory element, comprising: 提供包括源极和漏极的基底;providing a substrate including source and drain electrodes; 形成电连接所述漏极的多个金属导线和插塞;forming a plurality of metal leads and plugs electrically connecting the drain; 在所述些金属导线或插塞上形成位于第一介电层中的下电极;forming a lower electrode in the first dielectric layer on the metal wires or plugs; 在所述下电极和所述第一介电层上,形成位于第二介电层中的第一柱状电极下半部和第二柱状电极下半部,其中所述第一柱状电极下半部电连接所述下电极;On the lower electrode and the first dielectric layer, the lower half of the first columnar electrode and the lower half of the second columnar electrode in the second dielectric layer are formed, wherein the lower half of the first columnar electrode electrically connecting the lower electrode; 在部分所述第一柱状电极下半部、部分所述第二柱状电极下半部和部分所述第二介电层上形成图形化相变层;forming a patterned phase change layer on part of the lower half of the first columnar electrode, part of the lower half of the second columnar electrode, and part of the second dielectric layer; 在所述第一柱状电极下半部、所述第二柱状电极下半部和部分所述图形化相变层上,形成位于第三介电层中的第一柱状电极上半部和第二柱状电极上半部,以形成第一柱状电极和第二柱状电极,其中所述图形化相变层延伸入所述第一柱状电极和所述第二柱状电极中;及On the lower half of the first columnar electrode, the lower half of the second columnar electrode and part of the patterned phase change layer, the upper half of the first columnar electrode and the second columnar electrode located in the third dielectric layer are formed. an upper half of the columnar electrode to form a first columnar electrode and a second columnar electrode, wherein the patterned phase change layer extends into the first columnar electrode and the second columnar electrode; and 形成电连接部分所述第二柱状电极上半部的上电极。An upper electrode that is electrically connected to the upper half of the second columnar electrode is formed. 13、如权利要求12所述的相变存储器元件的制造方法,其中在部分所述第一柱状电极下半部、部分所述第二柱状电极下半部和部分所述第二介电层上形成图形化相变层的步骤包括:13. The method for manufacturing a phase change memory element according to claim 12, wherein on part of the lower half of the first columnar electrode, part of the lower half of the second columnar electrode and part of the second dielectric layer The steps of forming the patterned phase change layer include: 在所述第一柱状电极下半部、所述第二柱状电极下半部和所述第二介电层上形成相变层;及forming a phase change layer on the lower half of the first columnar electrode, the lower half of the second columnar electrode, and the second dielectric layer; and 图形化所述相变层以形成图形化相变层,跨接所述第一柱状电极下半部和所述第二柱状电极下半部。Patterning the phase change layer to form a patterned phase change layer bridges the lower half of the first columnar electrode and the lower half of the second columnar electrode. 14、如权利要求12所述的相变存储器元件的制造方法,其中在所述第一柱状电极下半部、所述第二柱状电极下半部和部分所述图形化相变层上,形成位于第三介电层中的第一柱状电极上半部和第二柱状电极上半部的步骤包括:14. The method for manufacturing a phase-change memory element according to claim 12, wherein on the lower half of the first columnar electrode, the lower half of the second columnar electrode and part of the patterned phase-change layer, formed The steps of the upper half of the first columnar electrode and the upper half of the second columnar electrode located in the third dielectric layer include: 在所述第一柱状电极下半部、所述第二柱状电极下半部和所述图形化相变层上形成第三介电层;forming a third dielectric layer on the lower half of the first columnar electrode, the lower half of the second columnar electrode and the patterned phase change layer; 在所述第三介电层上沉积图形化光致抗蚀剂;depositing a patterned photoresist on the third dielectric layer; 以所述图形化光致抗蚀剂为掩模,蚀刻所述第三介电层,以形成分别暴露所述第一柱状电极下半部和所述第二柱状电极下半部的两开口;及Using the patterned photoresist as a mask, etching the third dielectric layer to form two openings exposing the lower half of the first columnar electrode and the lower half of the second columnar electrode respectively; and 在所述些开口中沉积导电材料,以在所述第一柱状电极下半部和所述第二柱状电极下半部上分别形成第一柱状电极上半部和第二柱状电极上半部,其中所述第一柱状电极上半部和所述第一柱状电极下半部构成第一柱状电极,所述第二柱状电极上半部和所述第二柱状电极下半部构成第二柱状电极。depositing a conductive material in the openings to form a first upper half of the cylindrical electrode and an upper half of the second cylindrical electrode on the lower half of the first cylindrical electrode and the lower half of the second cylindrical electrode, respectively, The upper half of the first columnar electrode and the lower half of the first columnar electrode form a first columnar electrode, and the upper half of the second columnar electrode and the lower half of the second columnar electrode form a second columnar electrode . 15、如权利要求14所述的相变存储器元件的制造方法,其中所述蚀刻所述第三介电层的蚀刻工艺对所述第三介电层和所述图形化相变层的选择比大于10。15. The method for manufacturing a phase-change memory element according to claim 14, wherein the etching process for etching the third dielectric layer has a selectivity ratio of the third dielectric layer and the patterned phase-change layer greater than 10. 16、如权利要求12所述的相变存储器元件的制造方法,其中所述相变层包括硫族化合物。16. The method of manufacturing a phase change memory element as claimed in claim 12, wherein the phase change layer comprises a chalcogenide. 17、如权利要求16所述的相变存储器元件的制造方法,其中所述硫族化合物包括Ge-Te-Sb的三元硫族化合物。17. The method of manufacturing a phase change memory element according to claim 16, wherein the chalcogenide comprises a ternary chalcogenide of Ge-Te-Sb. 18、如权利要求16所述的相变存储器元件的制造方法,其中所述硫族化合物掺杂包括Cr、Fe、Ni及前述Cr、Fe、Ni对应的混合物,或Bi、Pb、Sn、As、S、Si、P、O及前述Bi、Pb、Sn、As、S、Si、P、O对应的混合物。18. The method for manufacturing phase-change memory elements according to claim 16, wherein the chalcogenide doping includes Cr, Fe, Ni and the corresponding mixtures of the aforementioned Cr, Fe, Ni, or Bi, Pb, Sn, As , S, Si, P, O and mixtures corresponding to the aforementioned Bi, Pb, Sn, As, S, Si, P, O. 19、如权利要求12所述的相变存储器元件的制造方法,其中所述第一柱状电极和所述第二柱状电极由耐火金属或低热传导系数金属组成。19. The method of manufacturing a phase change memory element as claimed in claim 12, wherein the first columnar electrode and the second columnar electrode are composed of a refractory metal or a low thermal conductivity metal. 20、如权利要求12所述的相变存储器元件的制造方法,其中所述第一柱状电极和所述第二柱状电极为W或TiAlN。20. The method of manufacturing a phase change memory element according to claim 12, wherein the first columnar electrode and the second columnar electrode are W or TiAlN.
CNB2006100940440A 2006-06-22 2006-06-22 Phase change memory element and method of manufacturing the same Expired - Fee Related CN100524877C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2006100940440A CN100524877C (en) 2006-06-22 2006-06-22 Phase change memory element and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2006100940440A CN100524877C (en) 2006-06-22 2006-06-22 Phase change memory element and method of manufacturing the same

Publications (2)

Publication Number Publication Date
CN101093872A CN101093872A (en) 2007-12-26
CN100524877C true CN100524877C (en) 2009-08-05

Family

ID=38991983

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2006100940440A Expired - Fee Related CN100524877C (en) 2006-06-22 2006-06-22 Phase change memory element and method of manufacturing the same

Country Status (1)

Country Link
CN (1) CN100524877C (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8173987B2 (en) * 2009-04-27 2012-05-08 Macronix International Co., Ltd. Integrated circuit 3D phase change memory array and manufacturing method
US8829646B2 (en) * 2009-04-27 2014-09-09 Macronix International Co., Ltd. Integrated circuit 3D memory array and manufacturing method
CN101789491B (en) * 2010-02-08 2012-05-09 中国科学院上海微系统与信息技术研究所 Phase change memory unit structure, its preparation method and phase change memory array preparation method
US20110241077A1 (en) * 2010-04-06 2011-10-06 Macronix International Co., Ltd. Integrated circuit 3d memory array and manufacturing method
CN103094201B (en) * 2011-11-04 2015-05-06 旺宏电子股份有限公司 Memory device and manufacturing method thereof
CN105405971B (en) * 2015-12-04 2018-02-06 江苏时代全芯存储科技有限公司 Phase-change memory and its manufacture method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1507088A (en) * 2002-12-13 2004-06-23 ض� Lateral phase change memory and its manufacturing method
US20040195604A1 (en) * 2003-04-02 2004-10-07 Young-Nam Hwang Phase-change memory devices and methods for forming the same
CN1639867A (en) * 2002-07-11 2005-07-13 松下电器产业株式会社 Nonvolatile memory and method of manufacturing the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1639867A (en) * 2002-07-11 2005-07-13 松下电器产业株式会社 Nonvolatile memory and method of manufacturing the same
CN1507088A (en) * 2002-12-13 2004-06-23 ض� Lateral phase change memory and its manufacturing method
US20040195604A1 (en) * 2003-04-02 2004-10-07 Young-Nam Hwang Phase-change memory devices and methods for forming the same

Also Published As

Publication number Publication date
CN101093872A (en) 2007-12-26

Similar Documents

Publication Publication Date Title
US7670871B2 (en) Method of fabricating a phase-change memory
US7964862B2 (en) Phase change memory devices and methods for manufacturing the same
US8525298B2 (en) Phase change memory device having 3 dimensional stack structure and fabrication method thereof
KR100668846B1 (en) Manufacturing method of phase change memory device
US7682866B2 (en) Non-planarized, self-aligned, non-volatile phase-change memory array and method of formation
US8884260B2 (en) Phase change memory element
CN100524877C (en) Phase change memory element and method of manufacturing the same
US8218359B2 (en) Phase change random access memory and methods of manufacturing and operating same
KR100650753B1 (en) Phase change memory device and manufacturing method thereof
US10522593B2 (en) Phase-change memory cell
US20070285962A1 (en) Phase change memory device and fabrication method thereof
US11476417B2 (en) Phase change memory and method of fabricating the same
US9640758B2 (en) Phase-change memory device and fabrication method thereof
US7569909B2 (en) Phase change memory devices and methods for manufacturing the same
CN209785974U (en) Phase change memory
KR101178835B1 (en) Method of manufacturing phase change RAM device
KR100680976B1 (en) Phase change memory device and manufacturing method thereof
CN114762142B (en) Phase change memory and method for manufacturing the same
CN101572266A (en) Phase change memory and its manufacturing method
KR20060001054A (en) Phase change memory device and manufacturing method thereof
US20090101880A1 (en) Phase change memory devices and methods for fabricating the same
KR20070063810A (en) Phase change memory device and manufacturing method thereof
KR20090015728A (en) Manufacturing method of phase change memory device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Free format text: FORMER OWNER: POWERCHIP SEMICONDUCTOR CORP. NAN YA TECHNOLOGY CORP. PROMOS TECHNOLOGIES INC. WINBOND ELECTRONICS CORPORATION

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: HSINCHU COUNTY, TAIWAN PROVINCE, CHINA TO: HSINCHU COUNTY, TAIWAN PROVINCE

TR01 Transfer of patent right

Effective date of registration: 20100702

Address after: Hsinchu County of Taiwan

Patentee after: Industrial Technology Research Institute

Address before: Hsinchu County, Taiwan, China

Co-patentee before: Powerchip Semiconductor Corp.

Patentee before: Industrial Technology Research Institute

Co-patentee before: Nanya Sci. & Tech. Co., Ltd.

Co-patentee before: Maode Science and Technology Co., Ltd.

Co-patentee before: Huabang Electronics Co., Ltd.

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090805

Termination date: 20150622

EXPY Termination of patent right or utility model