CN100442479C - Repairing method of thin film transistor array substrate and removing method of thin film - Google Patents
Repairing method of thin film transistor array substrate and removing method of thin film Download PDFInfo
- Publication number
- CN100442479C CN100442479C CNB2006101385079A CN200610138507A CN100442479C CN 100442479 C CN100442479 C CN 100442479C CN B2006101385079 A CNB2006101385079 A CN B2006101385079A CN 200610138507 A CN200610138507 A CN 200610138507A CN 100442479 C CN100442479 C CN 100442479C
- Authority
- CN
- China
- Prior art keywords
- thin film
- film transistor
- array substrate
- transistor array
- repairing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Liquid Crystal (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
本申请是申请号为ZL2004100422758的分案申请,该原申请的申请日为2004年4月28日,发明名称为“薄膜晶体管阵列基板及其修补方法”。This application is a divisional application with application number ZL2004100422758. The filing date of the original application is April 28, 2004, and the title of the invention is "Thin Film Transistor Array Substrate and Its Repair Method".
技术领域 technical field
本发明是有关于一种薄膜晶体管阵列基板(Thin Film Transistor array,TFT array)的修补方法以及薄膜的移除方法,且特别是有关于一种能够大幅改善修补制程的良率(yields of repair process)的薄膜晶体管阵列基板的修补方法以及薄膜的移除方法。The present invention relates to a thin film transistor array substrate (Thin Film Transistor array, TFT array) repair method and thin film removal method, and in particular to a method that can greatly improve the yield of the repair process (yields of repair process ) The method for repairing the thin film transistor array substrate and the method for removing the thin film.
背景技术 Background technique
随著电脑性能的大幅进步以及网际网路、多媒体技术的高度发展,目前影像资讯的传递大多已由模拟转为数字传输。为了配合现代生活模式,视讯或影像装置的体积日渐趋于轻薄。传统的阴极射线管(Cathode RayTube,CRT)显示器因具有优异的显示品质与其经济性,一直独占近年来的显示器市场。然而,对于个人在桌上操作多数终端机/显示器装置的环境,或是以环保的观点切入,若以节省能源的潮流加以预测,阴极射线管因空间利用以及能源消耗上仍存在很多问题,而对于轻、薄、短、小以及低消耗功率的需求无法有效提供解决之道。With the substantial improvement of computer performance and the high development of Internet and multimedia technology, most of the transmission of image information has been converted from analog to digital transmission. In order to adapt to the modern life style, the volume of video or image devices is becoming thinner and thinner day by day. The traditional cathode ray tube (Cathode Ray Tube, CRT) display has been monopolizing the display market in recent years because of its excellent display quality and economy. However, for the environment where individuals operate most terminals/display devices on the table, or from the perspective of environmental protection, if the trend of energy saving is predicted, cathode ray tubes still have many problems in terms of space utilization and energy consumption, and There is no effective solution to the demands of lightness, thinness, shortness, smallness and low power consumption.
因此,近年来随著光电技术与半导体制造技术的成熟,也带动了平面显示器(Flat Panel Display)的蓬勃发展,其中液晶显示器(Liquid CrystalDisplay,LCD)以其低电压操作、无辐射线散射、重量轻以及体积小等优点,已逐渐取代传统的阴极射线管显示器,而成为近年来显示器产品的主流。Therefore, in recent years, with the maturity of optoelectronic technology and semiconductor manufacturing technology, the flat panel display (Flat Panel Display) has also been promoted vigorously. The advantages of lightness and small size have gradually replaced traditional cathode ray tube displays and become the mainstream of display products in recent years.
一般的彩色液晶显示器是由一彩色滤光片(color filter)、一薄膜晶体管阵列基板,以及位于上述二者间的一液晶层(liquid crystal layer)所构成。其中,薄膜晶体管阵列基板上具有多个阵列排列的薄膜晶体管,其分别对应于多个像素区域(pixel region)配置,并由多条扫描配线(scan line)与资料配线(data line)进行驱动。每一薄膜晶体管连接一像素电极(pixelelectrode),其通常由铟锡氧化物(ITO)或铟锌氧化物(IZO)等透明导电材质所构成,用以驱动上方液晶层的扭转,以达到不同显示灰阶的效果。此外,现有的薄膜晶体管阵列基板在设计上,通常会使像素电极延伸至扫描配线上方,或是在每一像素电极下方配置有共用配线(common line),以使像素电极、扫描配线(或共用配线)与其间的介电层(dielectric layer),例如闸绝缘层(insulating layer)或保护层(passivation layer)等,构成一储存电容(storage capacitor,Cst),以提供较佳的显示效果。A general color liquid crystal display is composed of a color filter, a thin film transistor array substrate, and a liquid crystal layer between the two. Among them, there are a plurality of thin film transistors arranged in an array on the thin film transistor array substrate, which respectively correspond to a plurality of pixel region (pixel region) configurations, and are connected by a plurality of scan lines (scan lines) and data lines (data lines). drive. Each thin film transistor is connected to a pixel electrode, which is usually made of transparent conductive materials such as indium tin oxide (ITO) or indium zinc oxide (IZO), and is used to drive the twist of the upper liquid crystal layer to achieve different display Gray scale effect. In addition, in the design of the existing thin film transistor array substrate, the pixel electrodes are usually extended above the scanning wiring, or a common line is arranged under each pixel electrode, so that the pixel electrode, scanning wiring The wire (or common wiring) and the dielectric layer (dielectric layer) in between, such as the insulating layer (insulating layer) or the protection layer (passivation layer), etc., constitute a storage capacitor (storage capacitor, Cst) to provide better display effect.
然而,公知的薄膜晶体管阵列基板在制作其像素电极时,往往会因为制程上的误差而发生铟锡氧化物(ITO)或铟锌氧化物(IZO)的残留,使得相邻像素之间的像素电极因为残留物而异常导通。此外,外在环境的污染亦可能使得粒子(particle)或破洞落于介电层中,而使得储存电容中的上、下电极因为粒子或破洞的存在而发生电容泄漏(leakage)的情形。如此一来,将会导致像素显示异常,进而使得显示品质不佳。为解决上述显示异常的问题,目前的做法大多是将瑕疵像素的上下电极以激光焊接的方式导通,使瑕疵像素暗点化。然而,此种做法将相对增加面板上的暗点数目,因而影响显示品质。However, when manufacturing the pixel electrodes of the known thin film transistor array substrates, indium tin oxide (ITO) or indium zinc oxide (IZO) often remains due to process errors, so that the pixels between adjacent pixels The electrodes are abnormally turned on due to residue. In addition, the pollution of the external environment may also cause particles or holes to fall into the dielectric layer, causing the upper and lower electrodes in the storage capacitor to have capacitance leakage due to the existence of particles or holes. . In this way, abnormal display of pixels will be caused, and then the display quality will be poor. In order to solve the above-mentioned problem of abnormal display, most of the current methods are to connect the upper and lower electrodes of the defective pixel by laser welding, so as to make the defective pixel dark. However, this method will relatively increase the number of dark spots on the panel, thus affecting the display quality.
发明内容 Contents of the invention
本发明的目的在于提供一种薄膜晶体管阵列基板,用以避免储存电容的上下电极因为粒子或破洞而发生电容泄漏的情形,以改善制程良率。The purpose of the present invention is to provide a thin film transistor array substrate, which is used to avoid the capacitor leakage from the upper and lower electrodes of the storage capacitor due to particles or holes, so as to improve the process yield.
本发明的另一目的在于提供一种薄膜晶体管阵列基板的修补方法,其可有效移除像素电极之间可能导致短路的残留物,进而改善制程良率。Another object of the present invention is to provide a method for repairing a thin film transistor array substrate, which can effectively remove residues between pixel electrodes that may cause short circuits, thereby improving process yield.
本发明的另一目的在于提供一种薄膜晶体管阵列基板的修补方法,其可有效移除储存电容的对应于粒子或破洞的部分像素电极,以避免储存电容发生泄漏的情形,进而改善制程良率。Another object of the present invention is to provide a method for repairing a thin film transistor array substrate, which can effectively remove the part of the pixel electrode corresponding to the particle or hole in the storage capacitor, so as to avoid the leakage of the storage capacitor and improve the manufacturing process. Rate.
本发明的另一目的在于提供一种薄膜晶体管阵列基板的修补方法,其采用脉冲光束进行修补,并可对修补的能量提供精确控制与微调,因此可降低对修补区域周边的元件造成破坏的机会,进而提升制程良率。Another object of the present invention is to provide a method for repairing a thin-film transistor array substrate, which uses pulsed beams for repair, and can provide precise control and fine-tuning of the repair energy, thereby reducing the chance of damage to components around the repair area , thereby improving the process yield.
本发明的另一目的在于提供一种薄膜的移除方法,其采用脉冲光束,并可对脉冲光束的作用能量提供精确控制与微调,因此可对薄膜的移除量进行精确控制与微调,进而提高修补精度。Another object of the present invention is to provide a method for removing a film, which uses a pulsed beam, and can provide precise control and fine-tuning of the action energy of the pulsed beam, so that the removal amount of the film can be precisely controlled and fine-tuned, and then Improve patching accuracy.
基于上述或其他目的,本发明提出一种薄膜晶体管阵列基板,其例如包括一基板,多条扫描配线、多条资料配线、多个薄膜晶体管以及多个像素电极。其中,扫描配线与资料配线配置于基板上,并于基板上区分出多个像素区域,每一薄膜晶体管配置于像素区域其中之一内,且薄膜晶体管由扫描配线以及资料配线驱动。此外,每一像素电极位于像素区域其中之一内,以与对应的薄膜晶体管其中之一电性连接,且每一像素电极的部分区域位于扫描配线其中之一的上方,以构成一储存电容。当一粒子或破洞存在于该些扫描配线其中的一与该些像素电极中的一瑕疵像素电极之间时,瑕疵像素电极对应于粒子或破洞的位置具有一开口,用以避免瑕疵像素电极与扫描配线之间发生电容泄漏的情形。。Based on the above or other objectives, the present invention proposes a thin film transistor array substrate, which includes, for example, a substrate, a plurality of scanning lines, a plurality of data lines, a plurality of thin film transistors, and a plurality of pixel electrodes. Wherein, the scanning wiring and the data wiring are arranged on the substrate, and a plurality of pixel areas are distinguished on the substrate, each thin film transistor is arranged in one of the pixel areas, and the thin film transistor is driven by the scanning wiring and the data wiring . In addition, each pixel electrode is located in one of the pixel areas to be electrically connected to one of the corresponding thin film transistors, and a part of each pixel electrode is located above one of the scanning lines to form a storage capacitor . When a particle or hole exists between one of the scanning wires and a defective pixel electrode among the pixel electrodes, the defective pixel electrode has an opening corresponding to the particle or hole to avoid the defect Capacitive leakage occurs between the pixel electrode and the scanning wiring. .
基于上述或其他目的,本发明还提出一种薄膜晶体管阵列基板,其例如包括一基板,多条扫描配线、多条资料配线、多个薄膜晶体管、多个像素电极、多条共用配线以及一粒子或破洞。其中,扫描配线与资料配线配置于基板上,并于基板上区分出多个像素区域,每一薄膜晶体管配置于像素区域其中之一内,且薄膜晶体管由扫描配线以及资料配线驱动。此外,每一像素电极位于像素区域其中之一内,以与对应的薄膜晶体管其中之一电性连接,而共用配线配置于基板上,且每一像素电极的部分区域位于对应的共用配线其中之一的上方,以构成一储存电容。当一粒子或破洞存在于共用配线其中之一与像素电极中的一瑕疵像素电极之间时,瑕疵像素电极对应于粒子或破洞的位置具有一开口,以避免储存电容因为粒子或破洞的存在,而发生电容泄漏的情形。Based on the above or other objectives, the present invention also proposes a thin film transistor array substrate, which includes, for example, a substrate, a plurality of scanning wirings, a plurality of data wirings, a plurality of thin film transistors, a plurality of pixel electrodes, and a plurality of common wirings and a particle or hole. Wherein, the scanning wiring and the data wiring are arranged on the substrate, and a plurality of pixel areas are distinguished on the substrate, each thin film transistor is arranged in one of the pixel areas, and the thin film transistor is driven by the scanning wiring and the data wiring . In addition, each pixel electrode is located in one of the pixel areas to be electrically connected to one of the corresponding thin film transistors, and the common wiring is arranged on the substrate, and a part of each pixel electrode is located on the corresponding common wiring. One of them is above to form a storage capacitor. When a particle or a hole exists between one of the common wirings and a defective pixel electrode in the pixel electrode, the defective pixel electrode has an opening corresponding to the particle or hole to prevent the storage capacitor from being damaged due to the particle or hole. The existence of the hole, and the situation of capacitance leakage occurs.
在本发明中,上述两种薄膜晶体管阵列基板例如还包括一介电层,其配置于像素电极与扫描配线之间。In the present invention, the above two thin film transistor array substrates further include, for example, a dielectric layer disposed between the pixel electrodes and the scanning lines.
基于上述或其他目的,本发明还提出一种薄膜晶体管阵列基板的修补方法,其适于对一薄膜晶体管阵列基板进行修补,其中此薄膜晶体管阵列基板例如具有多个像素电极,且像素电极之间具有至少一残留物,使得残留物两侧的像素电极由残留物相互导通。本发明的薄膜晶体管阵列基板的修补方法包括施加至少一脉冲宽度介于1/20秒至1/4秒之间的脉冲光束于残留物上,以移除至少部分残留物,并使残留物两侧的像素电极电性绝缘,其中脉冲光束的波长介于300nm至500nm。Based on the above or other purposes, the present invention also proposes a method for repairing a thin film transistor array substrate, which is suitable for repairing a thin film transistor array substrate, wherein the thin film transistor array substrate has, for example, a plurality of pixel electrodes, and the gap between the pixel electrodes is There is at least one residue, so that the pixel electrodes on both sides of the residue are connected to each other by the residue. The method for repairing a thin film transistor array substrate of the present invention includes applying at least one pulsed beam with a pulse width between 1/20 second and 1/4 second on the residue, so as to remove at least part of the residue, and make the residue both The pixel electrode on the side is electrically insulated, and the wavelength of the pulsed beam is between 300nm and 500nm.
基于上述或其他目的,本发明又提出一种薄膜晶体管阵列基板的修补方法,其适于对一储存电容在闸极上(Cst on gate)或储存电容在共用配线(Cst on common)上的薄膜晶体管阵列基板进行修补,其中薄膜晶体管阵列基板具有多数个储存电容。当一储存电容内的一像素电极与所对应的一扫描配线或一共用配线之间具有一粒子或破洞时,本发明的薄膜晶体管阵列基板的修补方法包括施加至少一脉冲宽度介于1/20秒至1/4秒之间的脉冲光束于像素电极上,以将粒子或破洞上方像素电极的部分区域移除,以避免瑕疵像素电极与扫描配线之间发生电容泄漏的情形。Based on the above or other purposes, the present invention further proposes a method for repairing a thin film transistor array substrate, which is suitable for a storage capacitor on the gate (Cs on gate) or a storage capacitor on the common wiring (Cs on common) The thin film transistor array substrate is repaired, wherein the thin film transistor array substrate has a plurality of storage capacitors. When there is a particle or hole between a pixel electrode in a storage capacitor and a corresponding scanning wiring or a common wiring, the method for repairing a thin film transistor array substrate of the present invention includes applying at least one pulse width between Pulse the beam between 1/20 second and 1/4 second on the pixel electrode to remove part of the pixel electrode above the particle or hole to avoid capacitance leakage between the defective pixel electrode and the scanning wiring .
在上述本发明的两种薄膜晶体管阵列基板的修补方法中,脉冲光束的脉冲宽度例如是介于1/11秒至1/4秒之间,其中较佳为0.1秒。此外,脉冲光束例如是脉冲激光,且脉冲光束的波长例如介于300nm至500nm之间。In the above two methods for repairing thin film transistor array substrates of the present invention, the pulse width of the pulsed beam is, for example, between 1/11 second and 1/4 second, preferably 0.1 second. In addition, the pulsed beam is, for example, a pulsed laser, and the wavelength of the pulsed beam is, for example, between 300 nm and 500 nm.
基于上述或其他目的,本发明提出一种薄膜的移除方法,其例如施加至少一脉冲宽度介于1/20秒至1/4秒之间的脉冲光束于一薄膜上,以将薄膜的部分区域移除,其中该薄膜为该薄膜晶体管数组基板上的至少一像素电极。Based on the above or other purposes, the present invention proposes a method for removing a thin film, for example, applying at least one pulsed beam with a pulse width between 1/20 second and 1/4 second on a thin film to remove part of the thin film The region is removed, wherein the thin film is at least one pixel electrode on the thin film transistor array substrate.
在本发明的薄膜的移除方法中,脉冲光束的脉冲宽度例如是介于1/11秒至1/4秒之间,其中较佳为0.1秒。此外,脉冲光束例如是脉冲激光,且脉冲光束的波长例如介于300nm至500nm之间。In the thin film removal method of the present invention, the pulse width of the pulsed beam is, for example, between 1/11 second to 1/4 second, preferably 0.1 second. In addition, the pulsed beam is, for example, a pulsed laser, and the wavelength of the pulsed beam is, for example, between 300 nm and 500 nm.
基于上述,本发明例如可用以移除像素电极间的残留物,以避免相邻的像素电极因残留物而异常导通。此外,本发明所提出的薄膜晶体管阵列基板及其修补方法还可移除可能造成储存电容电流泄漏的粒子或破洞上方的部分像素电极,以确保储存电容的正常运作。由于本发明的薄膜晶体管阵列基板的修补方法采用脉冲光束进行修补,并可对修补的能量提供精确控制与微调,以对元件层上方的残留物进行精密的修补动作,进而改善液晶面板的制程良率。Based on the above, the present invention can be used, for example, to remove residues between pixel electrodes, so as to avoid abnormal conduction of adjacent pixel electrodes due to residues. In addition, the thin film transistor array substrate and its repairing method proposed by the present invention can also remove some of the pixel electrodes above the particles or holes that may cause the current leakage of the storage capacitor, so as to ensure the normal operation of the storage capacitor. Since the method for repairing the thin film transistor array substrate of the present invention uses pulsed beams for repairing, it can provide precise control and fine-tuning of the repairing energy, so as to carry out precise repairing actions on the residues above the element layer, thereby improving the manufacturing process of the liquid crystal panel. Rate.
附图说明 Description of drawings
为让本发明的上述和其他目的、特征和优点能更明显易懂,以下特举较佳实施例,并配合附图,作详细说明如下。In order to make the above and other objects, features and advantages of the present invention more comprehensible, the following preferred embodiments are described in detail in conjunction with the accompanying drawings.
图1为本发明的较佳实施例的一种薄膜晶体管阵列基板的示意图。FIG. 1 is a schematic diagram of a thin film transistor array substrate according to a preferred embodiment of the present invention.
图2为本发明的较佳实施例的一种薄膜晶体管阵列基板的示意图。FIG. 2 is a schematic diagram of a thin film transistor array substrate according to a preferred embodiment of the present invention.
图3A为本发明另一较佳实施例的薄膜晶体管阵列基板的示意图。FIG. 3A is a schematic diagram of a thin film transistor array substrate according to another preferred embodiment of the present invention.
图3B为图3A的A-A′线的剖面图。Fig. 3B is a cross-sectional view along line A-A' of Fig. 3A.
图4A与4B分别为图4A与4B的薄膜晶体管阵列基板经过修补后的示意图。4A and 4B are schematic diagrams of the thin film transistor array substrate in FIGS. 4A and 4B after repairing, respectively.
图5A为本发明又一较佳实施例的薄膜晶体管阵列基板的示意图。FIG. 5A is a schematic diagram of a thin film transistor array substrate according to another preferred embodiment of the present invention.
图5B为图5A的B-B′线的剖面图。Fig. 5B is a sectional view taken along line B-B' of Fig. 5A.
图6A与6B分别为图5A与5B的薄膜晶体管阵列基板经过修补后的示意图。FIGS. 6A and 6B are schematic views of the thin film transistor array substrates of FIGS. 5A and 5B after repairing, respectively.
具体实施方式 Detailed ways
请参考图1,其显示本发明较佳实施例的一种薄膜晶体管阵列基板的示意图。薄膜晶体管阵列基板100例如包括一基板110(显示于图3B中),多条扫描配线120、多条资料配线130、多个薄膜晶体管140以及多个像素电极150。其中,扫描配线120与资料配线130分别配置于基板110上,并于基板上划分出多个像素区域110a。薄膜晶体管140对应配置于像素区域110a内,并由扫描配线120以及资料配线130驱动。此外,像素电极150对应配置于像素区域110a内,并与对应的薄膜晶体管140电性连接,且像素电极150的材质例如是铟锡氧化物或铟锌氧化物等透明导电材料。值得一提的是,为简化图示,本实施例的图1仅显示出说明所需的相关元件。实际上,薄膜晶体管阵列基板100还例如可具有闸极上的储存电容(Cston gate)或共用配线上的储存电容(Cst on common)等其他元件。Please refer to FIG. 1 , which shows a schematic diagram of a thin film transistor array substrate according to a preferred embodiment of the present invention. The thin film
请再参考图1,在制作像素电极150的过程中,极可能因为制程控制的误差,而在资料配线130上方留有一残留物160,其例如是铟锡氧化物或铟锌氧化物等材质。如此一来,使得资料配线130旁边的多个像素电极150由残留物160而异常导通,导致薄膜晶体管阵列基板100无法正常运作。本发明提出一种薄膜晶体管阵列基板的修补方法,适于对上述薄膜晶体管阵列基板100进行修补,以解决残留物160造成相邻的像素电极150异常导通的问题。Please refer to FIG. 1 again. In the process of manufacturing the
如图1所示,本发明的薄膜晶体管阵列基板的修补方法是于残余物160与像素电极150的邻接区域170施加一脉冲光束至少一次,以移除与像素电极150连接的部分残余物160,以使得残余物160两侧的像素电极150电性绝缘。当然,在其他实施例中,亦可直接移除残余物160,或由移除残余物160的其他部分,来达到分离残余物160两侧的像素电极150的效果。此外,在本发明的较佳实施例中,脉冲光束的脉冲宽度例如是介于1/20秒至1/4秒之间,其中较佳的范围是1/11秒至1/4秒之间,最佳则为0.1秒。此外,脉冲光束例如是一脉冲激光,而其波长范围例如介于300nm至500nm之间。As shown in FIG. 1 , the method for repairing the TFT array substrate of the present invention is to apply a pulsed beam at least once to the
值得一提的是,上述所指的脉冲宽度即为每一个脉冲光束的作用时间,其中当脉冲宽度为T时,则脉冲光束的f值为1/T。此外,在实际操作上,还可搭配修补时的频率值(shot per second)来决定总和作用时间,其中频率值是指每一秒内所作用的脉冲光束的个数。举例而言,若采用脉冲宽度为0.1秒(即f值为10)的脉冲光束,而频率值为2时,则每秒对于标的物的总和作用时间为0.2秒。It is worth mentioning that the pulse width referred to above is the action time of each pulse beam, and when the pulse width is T, the f value of the pulse beam is 1/T. In addition, in actual operation, the total action time can also be determined with the frequency value (shot per second) during repairing, where the frequency value refers to the number of pulsed beams applied per second. For example, if a pulsed light beam with a pulse width of 0.1 second (that is, the f value is 10) is used, and the frequency value is 2, the total action time on the target object per second is 0.2 seconds.
本发明的薄膜晶体管阵列基板的修补方法是由脉冲光束来移除残留物。其中,由于脉冲光束的作用时间可通过脉冲宽度与频率值来调整,因此可对修补的能量提供精确控制与微调,以进行精密的修补动作。当然,上述实施例所述的残留物仅为举例之用,实际上,残留物可能位于薄膜晶体管阵列基板上的任何位置,例如位于扫描配线上方或薄膜晶体管上方等,而由本发明的薄膜晶体管阵列基板的修补方法当可有效避免因修补能量过大而导致残留物下方的线路或元件损坏的情形。The repairing method of the thin film transistor array substrate of the present invention is to remove the residue by pulsed beam. Among them, since the action time of the pulsed beam can be adjusted through the pulse width and frequency value, it can provide precise control and fine-tuning of the repairing energy to perform precise repairing actions. Of course, the residues described in the above-mentioned embodiments are only for example. In fact, the residues may be located anywhere on the thin film transistor array substrate, such as above the scanning wiring or above the thin film transistors, etc., and the thin film transistor of the present invention The method for repairing the array substrate can effectively avoid damage to the circuit or components under the residue due to excessive repair energy.
请参考图2,其中残余物160例如位于薄膜线晶体140的上方,同理,本发明的薄膜晶体管阵列基板的修补方法可直接移除残余物160,或是由移除部分的残余物160来达到使两侧像素电极150电性绝缘的目的。然而,其相关的修补动作皆与上述实施例类似,在此不再一一说明。Please refer to FIG. 2 , where the
请分别参考图3A与3B,其中图3A为本发明另一较佳实施例的薄膜晶体管阵列基板的示意图,而图3B显示图3A的A-A′线的剖面图,且图3A与3B是以相同的标号标示与图1相同的元件,其相关说明请参考上述实施例,下文中将不再赘述。在本实施例中,像素电极150例如延伸至扫描配线120的上方,且像素电极150与扫描配线120之间例如具有一介电层181,其例如由薄膜晶体管140延伸的一闸绝缘层182与一保护层184所构成,且像素电极150、闸绝缘层182、保护层184以及扫描配线120构成一储存电容。此外,在介电层181中例如因制程的污染而形成有粒子或破洞186,其中由于粒子或破洞186的存在,而使得上层的像素电极150与下层的扫描配线120之间产生电容泄漏的问题。Please refer to FIGS. 3A and 3B respectively, wherein FIG. 3A is a schematic diagram of a thin film transistor array substrate according to another preferred embodiment of the present invention, and FIG. 3B shows a cross-sectional view of the A-A' line of FIG. Reference numerals in FIG. 1 indicate the same components as those in FIG. 1 , and their related descriptions can refer to the above-mentioned embodiments, and will not be repeated hereafter. In this embodiment, the
请参考图4A与4B,其分别显示图3A与3B的薄膜晶体管阵列基板经过修补后的示意图。为解决上述像素电极150与扫描配线120之间电容泄漏的问题,本发明应用与前述实施例相同的修补技术,利用脉冲光束在像素电极150的对应于粒子或破洞186的位置上形成一开口188,以避免像素电极150与扫描配线120之间因为粒子或破洞186的存在,而发生电容泄漏的情形。Please refer to FIGS. 4A and 4B , which respectively show schematic diagrams of the TFT array substrates in FIGS. 3A and 3B after being repaired. In order to solve the above-mentioned problem of capacitance leakage between the
除此之外,本发明的薄膜晶体管阵列基板的修补方法亦可应用于共用配线上的储存电容的修补。请分别参考图5A与5B,其中图5A显示为本发明又一较佳实施例的薄膜晶体管阵列基板的示意图,而图5B显示图5A的B-B′线的剖面图,且图5A与5B是以相同的标号标示与图1相同的元件,其相关说明请参考前述实施例,在此不再赘述。像素电极150下方例如配置有共用配线122,其与闸绝缘层182、保护层184以及像素电极150构成一储存电容。此外,粒子或破洞186位于共用配线122上方的闸绝缘层182与保护层184中,且上层的像素电极150与下层的共用配线122因为粒子或破洞186的存在而造成储存电容发生泄漏的情形。In addition, the method for repairing the thin film transistor array substrate of the present invention can also be applied to the repair of the storage capacitor on the common wiring. Please refer to FIGS. 5A and 5B respectively, wherein FIG. 5A shows a schematic diagram of a thin film transistor array substrate according to another preferred embodiment of the present invention, and FIG. 5B shows a cross-sectional view of line B-B' in FIG. 5A , and FIG. 5A and 5B are based on The same reference numerals denote the same elements as those in FIG. 1 , and their related descriptions refer to the aforementioned embodiments, and details are not repeated here. For example, the
请参考图6A与6B,其分别显示图5A与5B的薄膜晶体管阵列基板经过修补后的示意图。本发明同样利用脉冲光束在像素电极150的对应于粒子或破洞186的位置上形成一开口188,进而解决储存电容的泄漏的问题。Please refer to FIGS. 6A and 6B , which respectively show schematic diagrams of the TFT array substrates in FIGS. 5A and 5B after being repaired. The present invention also utilizes the pulse beam to form an
综上所述,本发明的薄膜晶体管阵列基板及其修补方法可解决残留物造成像素电极异常导通,或粒子或破洞造成的储存电容泄漏等问题。此外,由于本发明的薄膜晶体管阵列基板的修补方法系采用脉冲光束来进行移除膜层的动作,因此可对修补的能量提供精确控制与微调,进而改善修补的良率以及面板整体的制程良率。值得一提的是,本发明的上述实施例仅为举例之用,熟习此项技艺人士在参照本发明后当可将本发明的技术应用于其他薄膜加工的范畴。因此在一合理的范围内,本发明还可以是适用于薄膜晶体管阵列基板的一种薄膜的移除方法,其适于对薄膜晶体管阵列基板的任意位置的膜层进行精密的加工动作,以移除特定的部分膜层。To sum up, the thin film transistor array substrate and the repairing method thereof of the present invention can solve problems such as abnormal conduction of pixel electrodes caused by residues, or leakage of storage capacitors caused by particles or holes. In addition, since the method for repairing the thin film transistor array substrate of the present invention uses pulsed beams to remove the film layer, it can provide precise control and fine-tuning of the repair energy, thereby improving the repair yield and the overall process quality of the panel. Rate. It is worth mentioning that the above-mentioned embodiments of the present invention are only examples, and those skilled in the art can apply the technology of the present invention to other fields of film processing after referring to the present invention. Therefore, within a reasonable range, the present invention can also be a thin film removal method suitable for thin film transistor array substrates, which is suitable for precise processing of film layers at any position on the thin film transistor array substrate to remove Remove specific parts of the film layer.
虽然本发明已以较佳实施例描述如上,然其并非用以限定本发明,任何熟习此技术人士,在不脱离本发明的精神和范围内,当可作些许的更动与润饰,因此本发明的保护范围当视申请的专利范围所界定的为准。Although the present invention has been described above with preferred embodiments, it is not intended to limit the present invention. Anyone skilled in the art can make some changes and modifications without departing from the spirit and scope of the present invention. Therefore, this The scope of protection of an invention shall be defined by the scope of the patent applied for.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2006101385079A CN100442479C (en) | 2004-04-28 | 2004-04-28 | Repairing method of thin film transistor array substrate and removing method of thin film |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2006101385079A CN100442479C (en) | 2004-04-28 | 2004-04-28 | Repairing method of thin film transistor array substrate and removing method of thin film |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100422758A Division CN1324390C (en) | 2004-04-28 | 2004-04-28 | Thin film transistor array substrate and repair method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1976009A CN1976009A (en) | 2007-06-06 |
CN100442479C true CN100442479C (en) | 2008-12-10 |
Family
ID=38125944
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2006101385079A Expired - Fee Related CN100442479C (en) | 2004-04-28 | 2004-04-28 | Repairing method of thin film transistor array substrate and removing method of thin film |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100442479C (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104143536B (en) * | 2014-06-13 | 2017-05-31 | 合肥鑫晟光电科技有限公司 | The method for maintaining and maintenance unit of a kind of display base plate |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5518956A (en) * | 1993-09-02 | 1996-05-21 | General Electric Company | Method of isolating vertical shorts in an electronic array using laser ablation |
CN1142057A (en) * | 1995-05-30 | 1997-02-05 | 株式会社先进展示 | Array base plate, liquid-crystal displaying device of thin-film transistor, and method for production of said base plate |
JPH11231341A (en) * | 1998-02-10 | 1999-08-27 | Advanced Display Inc | Liquid crystal display device |
-
2004
- 2004-04-28 CN CNB2006101385079A patent/CN100442479C/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5518956A (en) * | 1993-09-02 | 1996-05-21 | General Electric Company | Method of isolating vertical shorts in an electronic array using laser ablation |
CN1142057A (en) * | 1995-05-30 | 1997-02-05 | 株式会社先进展示 | Array base plate, liquid-crystal displaying device of thin-film transistor, and method for production of said base plate |
JPH11231341A (en) * | 1998-02-10 | 1999-08-27 | Advanced Display Inc | Liquid crystal display device |
Also Published As
Publication number | Publication date |
---|---|
CN1976009A (en) | 2007-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8330886B2 (en) | Thin film transistor array substrate and repair method thereof | |
CN101441372A (en) | Electrostatic discharge protection device of LCD device and manufacturing method thereof | |
CN108646476B (en) | Broken line repairing method of liquid crystal panel | |
KR100532087B1 (en) | Liquid crystal display device | |
US7151579B2 (en) | Thin film transistor array substrate and repairing method of the same | |
US20090315035A1 (en) | Liquid crystal display device and defect repairing method for the same | |
US7053977B2 (en) | Laser repair structure of liquid crystal display device and method thereof | |
US8525969B2 (en) | Repair structure for liquid crystal display panel and repairing method thereof | |
US20020075421A1 (en) | Method of fabricating a liquid crystal display with redundant interconnections | |
US20080284930A1 (en) | Storage capacitor | |
CN1318908C (en) | Thin film transistor array | |
CN101840118A (en) | Liquid crystal display panel and manufacture method thereof | |
CN101034212A (en) | Liquid crystal display and defect repairing method for the same | |
CN102645802A (en) | TFT-LCD array substrate and its manufacturing and repairing method | |
US7449347B2 (en) | Repairing method of a thin film transistor array | |
CN100442479C (en) | Repairing method of thin film transistor array substrate and removing method of thin film | |
US7576375B2 (en) | Thin film transistor array | |
CN1570743A (en) | Thin film transistor array substrate and repair method thereof | |
CN100585863C (en) | Active element array substrate and repairing method thereof | |
CN100449393C (en) | Pixel structure and repairing method thereof | |
US7324183B2 (en) | Thin film transistor array substrate and repairing method thereof | |
US20070046848A1 (en) | Thin film transistor array substrate and repairing method thereof | |
CN100489632C (en) | Thin film transistor array and pixel structure | |
CN100407032C (en) | Active matrix substrate and repair method thereof | |
JPH0750278B2 (en) | Liquid crystal display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081210 |