CN100440172C - Flash memory and using method thereof - Google Patents
Flash memory and using method thereof Download PDFInfo
- Publication number
- CN100440172C CN100440172C CNB2006100674724A CN200610067472A CN100440172C CN 100440172 C CN100440172 C CN 100440172C CN B2006100674724 A CNB2006100674724 A CN B2006100674724A CN 200610067472 A CN200610067472 A CN 200610067472A CN 100440172 C CN100440172 C CN 100440172C
- Authority
- CN
- China
- Prior art keywords
- memory
- flash memory
- storage
- internal memory
- capacity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000015654 memory Effects 0.000 title claims abstract description 272
- 238000000034 method Methods 0.000 title claims abstract description 29
- 238000000638 solvent extraction Methods 0.000 abstract 1
- 230000002950 deficient Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 229910002056 binary alloy Inorganic materials 0.000 description 3
- 230000007547 defect Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
Images
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Description
技术领域 technical field
本发明关于一种单一芯片闪存及其使用方法。The present invention relates to a single chip flash memory and its usage method.
背景技术 Background technique
闪存为一种EEPROM,其允许多个内存位置在一个程序操作下被删除或写入。白话地说,它是一种形式的可重复写入的内存芯片,且不像随机存取内存(Random Access Memory;RAM)芯片,闪存不需要不断地供应电源来维持所储存的数据。Flash memory is a type of EEPROM that allows multiple memory locations to be erased or written to in one program operation. In plain language, it is a form of rewritable memory chip, and unlike random access memory (Random Access Memory; RAM) chips, flash memory does not require a constant supply of power to maintain stored data.
一般传统的EEPROM只允许同一个时间内删除或写入一个位置,意味着在同一时间内当系统利用闪存来读取及写入不同的位置时,其可在更高效能速度下运作。所有种类的闪存及EEPROM皆会在一定次数的删除操作下损耗,归因于用来储存数据的充电储存机构周围的绝缘氧化层的消耗。Generally, traditional EEPROM only allows one location to be deleted or written at a time, which means that when the system uses flash memory to read and write different locations at the same time, it can operate at a higher performance speed. All types of flash memory and EEPROM wear out after a certain number of erase operations due to the depletion of the insulating oxide layer around the charge storage mechanism used to store data.
闪存为非挥发性的内存,即其不需要电源来维持储存于硅芯片上的信息。此外,闪存提供快速的存取时间及固态物理防震。这些特性解释了为何闪存可在诸如行动电话及个人数字助理(Personal Digital Assistant;PDA)的电池供电装置储存应用上如此热门。Flash memory is non-volatile memory, meaning it does not require power to maintain information stored on silicon chips. In addition, flash memory provides fast access times and solid-state physical shock resistance. These characteristics explain why flash memory is so popular for storage applications in battery-powered devices such as cell phones and personal digital assistants (PDAs).
一般的闪存(个别内部构件或″芯片″)容量的范围很广,可以从几个kb到数百Mb都有。Toshiba及SanDisk甚至发展出一种利用多层单元(Multi-LevelCell;MLC)技术可以储存8Gb(1GB)数据的NAND闪存芯片,且每个单元可以储存2个位的数据。2005年9月,目前全世界最大的NAND闪存制造商且市场占有率约40%的三星电子(Samsung Electronics),宣称其已发展出全世界第一个16GB的NAND闪存芯片。因为Samsung 16Gb芯片的产生,而有了iPodnano。iPod nano是一个2GB与4GB容量的闪存装置,其依据Ars Technica及Inpress Direct的验证分别使用两个1GB的Toshiba芯片与两个2GB的Samsung芯片。直到现今NAND的现货价格仍然相当不错。在不断增加内存容量下,32MB及更小容量的闪存已未再使用了,而64MB容量的闪存也逐渐被淘汰。Typical flash memory (individual internal components or "chips") can range in size from a few kilobytes to hundreds of megabytes. Toshiba and SanDisk have even developed a NAND flash memory chip that uses Multi-Level Cell (MLC) technology to store 8Gb (1GB) of data, and each cell can store 2 bits of data. In September 2005, Samsung Electronics, currently the world's largest NAND flash memory manufacturer with a market share of about 40%, announced that it had developed the world's first 16GB NAND flash memory chip. Because of the Samsung 16Gb chip, there was the iPodnano. The iPod nano is a 2GB and 4GB flash memory device that uses two 1GB Toshiba chips and two 2GB Samsung chips, respectively, as verified by Ars Technica and Inpress Direct. Until now the spot price of NAND is still quite good. With the continuous increase in memory capacity, flash memory with a capacity of 32MB and smaller is no longer used, and flash memory with a capacity of 64MB is gradually being eliminated.
现今,内存普遍应用于记忆卡、USB随身碟、MP3播放机、数码相机、移动电话。一般来说,单一内存芯片的容量有64M、128M、256M、512M、1G、2G。然而,当在制作内存芯片时,有可能会有一些无法可靠地储存数据的坏磁(一般为一个区段的容量),归因于毁坏格式标记的物理缺陷。在制造容量为1G的内存芯片时,甚至可能包含容量为200M的坏磁。因此,此内存芯片将无法被当成容量为1G的闪存来使用。Nowadays, memory is commonly used in memory cards, USB flash drives, MP3 players, digital cameras, and mobile phones. Generally speaking, the capacity of a single memory chip is 64M, 128M, 256M, 512M, 1G, 2G. However, when making memory chips, there may be some bad disks (typically the size of a sector) that cannot reliably store data due to physical defects that destroy format marks. When manufacturing a memory chip with a capacity of 1G, it may even contain a bad disk with a capacity of 200M. Therefore, this memory chip cannot be used as a flash memory with a capacity of 1G.
因此,必须提供一种可将闪存分割成至少两个不同容量逻辑内存的单一芯片闪存及其使用方法,以有助于内存空间使用上的最佳化,如此将可改善现有技术上的缺点并解决上述的问题。Therefore, it is necessary to provide a single-chip flash memory that can divide the flash memory into at least two different-capacity logical memories and its use method, so as to help optimize the use of memory space, which will improve the shortcomings of the prior art and solve the above problems.
发明内容 Contents of the invention
本发明揭露一种单一芯片的闪存及其使用方法,本段摘述本发明的某些特征,其它特征将叙述于后续的段落。本发明通过附加的权利要求定义,其合并于此段落作为参考。The present invention discloses a single-chip flash memory and its usage method. This paragraph summarizes some features of the present invention, and other features will be described in subsequent paragraphs. The present invention is defined by the appended claims, which are incorporated into this paragraph by reference.
因此,现有技术受限于上述问题。本发明的主要目的为提供一种单一芯片的闪存,其中闪存至少分割成两个不同容量的逻辑内存,以使其内存空间获得最佳的使用。Therefore, the prior art is limited by the above-mentioned problems. The main purpose of the present invention is to provide a single-chip flash memory, wherein the flash memory is divided into at least two logical memories with different capacities, so that the memory space can be used optimally.
依照本发明的主要观点,一种具有预设容量的单一芯片闪存,包括具有损坏格式标记且无法可靠储存数据的坏扇区,该坏扇区具有特定容量;用于提供第一储存内存以储存数据的第一逻辑区;及用于提供第二储存内存以储存数据的第二逻辑区,其中该第一储存内存及该第二储存内存具有不同容量且均不包含所述坏扇区。According to the main aspect of the present invention, a single-chip flash memory with a preset capacity includes a bad sector with a damaged format mark and cannot reliably store data, and the bad sector has a specific capacity; for providing a first storage memory to store a first logical area for data; and a second logical area for providing a second storage memory for storing data, wherein the first storage memory and the second storage memory have different capacities and neither contains the bad sector.
根据上述构想,其中该特定容量超过该预设容量的10%。According to the above concept, the specific capacity exceeds 10% of the preset capacity.
根据上述构想,其中该第一储存内存的容量为2p字节,且该第二储存内存的容量为2q字节,而p及q各为一自然数。According to the above idea, the capacity of the first storage memory is 2 p bytes, and the capacity of the second storage memory is 2 q bytes, and p and q are each a natural number.
根据上述构想,其中p大于q。According to the above concept, wherein p is greater than q.
根据上述构想,其中该第一储存内存及该第二储存内存可经由内部应用程序彼此加载数据。According to the above idea, the first storage memory and the second storage memory can load data to each other through internal application programs.
根据上述构想,其中该第一储存内存及该第二储存内存为写保护保护。According to the above idea, the first storage memory and the second storage memory are write-protected.
依照本发明的另一观点,一种具有预设容量的单一芯片闪存,包括具有损坏格式标记且无法可靠储存数据的坏扇区,该坏扇区具有特定容量;用于提供第一储存内存以储存数据的第一逻辑区;用于提供第二储存内存以储存数据的第二逻辑区;及用于提供第三储存内存以储存数据的第三逻辑区,其中该第一储存内存、该第二储存内存、该第三储存内存具有不同容量且均不包含所述坏扇区。According to another aspect of the present invention, a single-chip flash memory with a predetermined capacity includes a bad sector with a damaged format mark and cannot reliably store data, and the bad sector has a specific capacity; for providing a first storage memory to A first logical area for storing data; a second logical area for providing a second storage memory to store data; and a third logical area for providing a third storage memory to store data, wherein the first storage memory, the second storage memory The second storage memory and the third storage memory have different capacities and do not contain the bad sector.
根据上述构想,其中该特定容量超过该预设容量的10%。According to the above concept, the specific capacity exceeds 10% of the preset capacity.
根据上述构想,其中该第一储存内存、该第二储存内存、该第三储存内存的容量各为2p、2q、2r字节,而p、q、r各为一自然数。According to the above idea, the capacities of the first storage memory, the second storage memory, and the third storage memory are 2 p , 2 q , and 2 r bytes respectively, and each of p, q, and r is a natural number.
根据上述构想,其中p大于q且q大于r。According to the above concept, wherein p is greater than q and q is greater than r.
根据上述构想,其中该第一储存内存、该第二储存内存、该第三储存内存可经由内部应用程序相互加载数据。According to the above idea, the first storage memory, the second storage memory, and the third storage memory can load data to each other via internal application programs.
根据上述构想,其中该第一储存内存、该第二储存内存、该第三储存内存为写保护保护。According to the above idea, wherein the first storage memory, the second storage memory, and the third storage memory are write-protected.
本发明的再一目的为提供一种闪存的使用方法,包括下列步骤:a)提供单一芯片的闪存;b)将该闪存格式化并将该闪存的坏磁标记为无法可靠储存数据的坏扇区;c)计算该闪存内的可用内存的容量,其中该可用内存不包含该闪存的该坏扇区;及d)将该可用内存分割成第一储存内存及第二储存内存,其中该第一储存内存及该第二储存内存具有不同容量。Another object of the present invention is to provide a method for using a flash memory, comprising the steps of: a) providing a single-chip flash memory; b) formatting the flash memory and marking the bad sector of the flash memory as a bad sector that cannot reliably store data area; c) calculating the capacity of the available memory in the flash memory, wherein the available memory does not include the bad sector of the flash memory; and d) dividing the available memory into a first storage memory and a second storage memory, wherein the first storage memory A storage memory and the second storage memory have different capacities.
根据上述构想,其中该第一储存内存的容量为2p字节,且该第二储存内存的容量为2q字节,而p及q各为一自然数。According to the above idea, the capacity of the first storage memory is 2 p bytes, and the capacity of the second storage memory is 2 q bytes, and p and q are each a natural number.
根据上述构想,其中p大于q。According to the above concept, wherein p is greater than q.
本发明的再一目的为提供一种闪存的使用方法,包括下列步骤:a)提供单一芯片的闪存;b)将该闪存格式化并将该闪存的坏磁标记为无法可靠储存数据的坏扇区;c)计算该闪存内的可用内存的容量,其中该可用内存不包含该闪存的该坏扇区;及d)将该可用内存分割成第一储存内存、第二储存内存、第三储存内存,其中该第一储存内存、该第二储存内存、该第三储存内存具有不同容量。Another object of the present invention is to provide a method for using a flash memory, comprising the steps of: a) providing a single-chip flash memory; b) formatting the flash memory and marking the bad sector of the flash memory as a bad sector that cannot reliably store data area; c) calculating the capacity of the available memory in the flash memory, wherein the available memory does not include the bad sector of the flash memory; and d) dividing the available memory into a first storage memory, a second storage memory, and a third storage Memory, wherein the first storage memory, the second storage memory, and the third storage memory have different capacities.
根据上述构想,其中该第一储存内存、该第二储存内存、该第三储存内存的容量各为2p、2q、2r字节,而p、q、r各为一自然数。According to the above idea, the capacities of the first storage memory, the second storage memory, and the third storage memory are 2 p , 2 q , and 2 r bytes respectively, and each of p, q, and r is a natural number.
根据上述构想,其中p大于q且q大于r。According to the above concept, wherein p is greater than q and q is greater than r.
附图说明 Description of drawings
本发明并不受限于以上的实例。本发明的其它特征叙述于下。本发明是以附加的权利要求来定义。The present invention is not limited to the above examples. Other features of the present invention are described below. The invention is defined by the appended claims.
图1为依据本发明实施例的闪存的方框图;FIG. 1 is a block diagram of a flash memory according to an embodiment of the present invention;
图2为依据本发明实施例的闪存的方法流程图;FIG. 2 is a flow chart of a flash memory method according to an embodiment of the present invention;
图3为依据本发明另一实施例的闪存的方框图;3 is a block diagram of a flash memory according to another embodiment of the present invention;
图4为依据本发明另一实施例的闪存的方法流程图。FIG. 4 is a flowchart of a flash memory method according to another embodiment of the present invention.
附图元件符号说明Explanation of symbols in drawings
11 闪存11 flash memory
12 坏扇区12 bad sectors
13 第一逻辑区13 The first logical area
131 第一储存内存131 The first storage memory
132 应用程序132 applications
14 第二逻辑区14 Second logical area
141 第二储存内存141 Second storage memory
142 应用程序142 applications
15 第一控制凹口15 first control notch
16 第二控制凹口16 Second control notch
17 第三逻辑区17 The third logical area
171 第三储存内存171 The third storage memory
具体实施方式 Detailed ways
本发明揭露一种单一芯片的闪存及其使用方法。本段落所叙述的实施例为解释本发明,而不限制本发明。本发明不限定于特殊物种、处理步骤或流程。本发明由附加的权利要求定义。The invention discloses a single-chip flash memory and its usage method. The embodiments described in this paragraph are for explaining the present invention, not limiting the present invention. The invention is not limited to a particular species, process step or procedure. The invention is defined by the appended claims.
图1为依据本发明实施例的闪存的方框图。单一芯片的闪存包含具有损坏格式标记且无法可靠储存数据的坏扇区12;用于提供第一储存内存131以储存数据的第一逻辑区13;及用于提供第二储存内存141以储存数据的第二逻辑区14,其中第一储存内存131及第二储存内存141具有不同容量。FIG. 1 is a block diagram of a flash memory according to an embodiment of the present invention. The single-chip flash memory includes a
实际上,闪存的容量有64M、128M、256M、512M、1G、2G。在此实施例中,闪存11的容量为1G,但闪存11的容量也包含256M容量的坏扇区12。此外,第一储存内存131及第二储存内存141的容量有64M、128M、256M、512M、1G。换句话说,第一储存内存131及第二储存内存141具有不同容量且第二储存内存141的容量小于第一储存内存131的容量。因此,第一储存内存131的容量可为512M,而第二储存内存141的容量可为256M,其中即使闪存11包含约256M的坏扇区12,但仍可通过将闪存11的剩余空间分割成两个不同容量的逻辑内存来促成内存空间使用的最佳化。无疑地,第一储存内存131及第二储存内存141彼此皆可经由其内的应用程序132或142来从上述两个储存内存之中的另一方加载数据。此外,经由第一控制凹口15来加密及写保护保护第一储存内存131中的数据;而经由第二控制凹口16来加密及写保护保护第二储存内存141的数据。因此,第一储存内存131及第二储存内存141可在不彼此限制下各别进行。In fact, the capacity of flash memory is 64M, 128M, 256M, 512M, 1G, 2G. In this embodiment, the capacity of the
实际上,上述的闪存可通过本发明的方法来制造。图2为依据本发明实施例的闪存的方法流程图。闪存的使用方法,包括下列步骤:a)提供单一芯片的闪存;b)将该闪存格式化并将该闪存的坏磁标记为无法可靠储存数据的坏扇区;c)计算该闪存内的可用内存的容量,其中该可用内存不包含该闪存的该坏扇区;及d)将该可用内存分割成第一储存内存及第二储存内存,其中该第一储存内存及该第二储存内存具有不同容量。实际上,许多有缺陷的闪存可在正常的制造流程中产生。如同图1的实施例,当产生一个容量为1G的闪存时,有太多的坏磁以提供作为1G的容量。在过去,具有太多坏磁的1G闪存将会被丢弃或格式化成512M内存。然而,本发明将可使这种有缺陷的闪存获得最佳容量上的使用。In fact, the above-mentioned flash memory can be manufactured by the method of the present invention. FIG. 2 is a flowchart of a flash memory method according to an embodiment of the present invention. The method for using the flash memory includes the following steps: a) providing a single chip flash memory; b) formatting the flash memory and marking the bad magnetic field of the flash memory as a bad sector that cannot reliably store data; c) calculating the available memory in the flash memory The capacity of memory, wherein the available memory does not include the bad sector of the flash memory; and d) dividing the available memory into a first storage memory and a second storage memory, wherein the first storage memory and the second storage memory have different capacities. In fact, many defective flash memories can be produced during the normal manufacturing process. Like the embodiment of FIG. 1, when producing a flash memory with a capacity of 1G, there are too many bad disks to provide the capacity as 1G. In the past, 1G flash with too many bad disks would be discarded or formatted into 512M RAM. However, the present invention will enable optimal capacity utilization of such defective flash memory.
图3为依据本发明另一实施例的闪存的方框图。单一芯片的闪存11包含具有损坏格式标记且容量为128M的坏扇区12。因此,闪存可包含用于提供第一储存内存131以储存数据且容量为512M的第一逻辑区13;用于提供第二储存内存141以储存数据且容量为256M的第二逻辑区14;及用于提供第三储存内存171以储存数据且容量为128M的第三逻辑区17,其中第一储存内存13、第二储存内存14、第三储存内存17皆具有不同容量。类似地,第一储存内存131、第二储存内存141、第三储存内存171皆可经由内部应用程序来从上述三个储存内存之中的另一方加载数据。此外,第一储存内存131、第二存储内存141、第三储存内存171可在不彼此限制下各别进行。实际上,本发明的方法可依据上述的描述进一步如图4被揭露。图4为依据本发明另一实施例的闪存的方法流程图。尤其,此方法可进一步处理有缺陷的闪存。在步骤a),一旦取得单一芯片的闪存时,其将被格式化且无法可靠储存数据的坏磁将被标记为坏扇区。因此,可用内存容量将减少。在步骤b),将计算闪存坏扇区的可用内存容量。在获得可用内存容量的值后,可用内存的容量将被分割成多个二进制系统的区块。举例来说,如图3所示,容量为1G的闪存当中约有128M容量的坏扇区。扣除坏扇区后的剩余可用内存容量可被分割成512M+256M+128M。因此,闪存11将包含容量为512M的第一储存内存13、容量为256M的第二储存内存14、容量为128M的第三储存内存17。无疑地,本发明可将没有坏磁的闪存的可用内存分割成二进制系统的多个逻辑内存。对于容量为1G的闪存,假若有约192M的坏磁,则可用内存可被分割成容量为512M、256M、64M的三个逻辑内存来使用。换句话说,有缺陷的闪存可因应其坏磁而被分割成二进制系统的多个逻辑内存并以最佳容量来使用。FIG. 3 is a block diagram of a flash memory according to another embodiment of the invention. The single-
最后,本发明通过将闪存分割成至少两个不同容量的逻辑内存以便于将内存空间最佳化,来提供一种单一芯片的闪存及其使用方法。因此,有缺陷的闪存可在具有最佳容量下被使用。同时有效改善了传统技艺的缺陷,并弥补其功能的不足。因此,本发明具有相当的商业及工业价值。Finally, the present invention provides a single-chip flash memory and its usage method by dividing the flash memory into at least two logical memories with different capacities to optimize the memory space. Therefore, defective flash memory can be used with optimal capacity. At the same time, it effectively improves the defects of traditional techniques and makes up for its lack of functions. Therefore, the present invention has considerable commercial and industrial value.
本发明所引用的技术手段虽非艰深,但的确能通过上述所揭露的构造及方法达到的功效及目的。纵使本发明已由上述的实施例详细叙述而可由本领域普通技术人员做出各种修改或改动,然而皆不脱如附权利要求所欲保护的范围。Although the technical means cited in the present invention are not difficult, they can indeed achieve the effect and purpose through the structure and method disclosed above. Even though the present invention has been described in detail by the above-mentioned embodiments, various modifications or changes can be made by those skilled in the art, but none of them depart from the protection scope of the appended claims.
Claims (18)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2006100674724A CN100440172C (en) | 2006-03-29 | 2006-03-29 | Flash memory and using method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2006100674724A CN100440172C (en) | 2006-03-29 | 2006-03-29 | Flash memory and using method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101046769A CN101046769A (en) | 2007-10-03 |
CN100440172C true CN100440172C (en) | 2008-12-03 |
Family
ID=38771395
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2006100674724A Active CN100440172C (en) | 2006-03-29 | 2006-03-29 | Flash memory and using method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100440172C (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101441891B (en) * | 2007-11-19 | 2011-06-29 | 深圳芯邦科技股份有限公司 | Method for using flash memory |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1567362A (en) * | 2003-06-10 | 2005-01-19 | 大唐微电子技术有限公司 | IC smart card with dynamic logic sectorization and access right control function and implementing method thereof |
CN1716450A (en) * | 2004-06-30 | 2006-01-04 | 深圳市朗科科技有限公司 | Method for managing access to flash storage data |
WO2006014748A1 (en) * | 2004-07-22 | 2006-02-09 | Cypress Semiconductor Corp. | Method and device to improve usb flash write performance |
-
2006
- 2006-03-29 CN CNB2006100674724A patent/CN100440172C/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1567362A (en) * | 2003-06-10 | 2005-01-19 | 大唐微电子技术有限公司 | IC smart card with dynamic logic sectorization and access right control function and implementing method thereof |
CN1716450A (en) * | 2004-06-30 | 2006-01-04 | 深圳市朗科科技有限公司 | Method for managing access to flash storage data |
WO2006014748A1 (en) * | 2004-07-22 | 2006-02-09 | Cypress Semiconductor Corp. | Method and device to improve usb flash write performance |
Also Published As
Publication number | Publication date |
---|---|
CN101046769A (en) | 2007-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101122485B1 (en) | Memory system | |
TWI471862B (en) | Flash memory controller | |
US9348708B2 (en) | Memory system performing address mapping according to bad page map | |
TWI397912B (en) | Flash memory storage device for adjusting efficiency in accessing flash memory | |
TWI425523B (en) | Hybrid flash memory storage device and method of controlling the same | |
CN101320594B (en) | Physical operation method of flash memory chip | |
US8838877B2 (en) | File system derived metadata for management of non-volatile memory | |
CN103577342B (en) | Method for managing data stored in flash memory and related memory device and controller | |
US20190294345A1 (en) | Data-Retention Controller Using Mapping Tables in a Green Solid-State-Drive (GNSD) for Enhanced Flash Endurance | |
TWI454913B (en) | Data writing method, memory controller and memory storage device | |
JP2010020756A (en) | Storage device for updating data pages of flash memory based on ecc and method for updating the same | |
US9564241B2 (en) | Memory system and user device including the same | |
TWI597730B (en) | Data writing method, memory control circuit unit and memory storage apparatus | |
TWI785876B (en) | Mapping information recording method, memory control circuit unit and memory storage device | |
US20130304964A1 (en) | Data processing method, and memory controller and memory storage device using the same | |
CN104765569A (en) | Data writing method, memory control circuit unit and memory storage device | |
CN111158579A (en) | Solid state disk and data access method thereof | |
TWI523030B (en) | Method for managing buffer memory, memory controllor, and memory storage device | |
CN107544922A (en) | Data writing method, memory control circuit unit and memory storage device | |
US7441068B2 (en) | Flash memory and method for utilizing the same | |
CN106959818A (en) | Data writing method, memory control circuit unit and memory storage device | |
CN103218308B (en) | Buffer memory management method, memory controller and memory storage device | |
US6739515B1 (en) | Low-cost write protect tab for a non-volatile memory device | |
CN100440172C (en) | Flash memory and using method thereof | |
US11199982B2 (en) | Data storage device and control method for non-volatile memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |