[go: up one dir, main page]

CH504148A - Verfahren zur Herstellung einer Leiterplatte - Google Patents

Verfahren zur Herstellung einer Leiterplatte

Info

Publication number
CH504148A
CH504148A CH693770A CH693770A CH504148A CH 504148 A CH504148 A CH 504148A CH 693770 A CH693770 A CH 693770A CH 693770 A CH693770 A CH 693770A CH 504148 A CH504148 A CH 504148A
Authority
CH
Switzerland
Prior art keywords
manufacturing
circuit board
printed circuit
printed
board
Prior art date
Application number
CH693770A
Other languages
English (en)
Inventor
Merkenschlager Hans-Hermann
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of CH504148A publication Critical patent/CH504148A/de

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
    • H05K3/428—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in substrates having a metal pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0137—Materials
    • H05K2201/0166—Polymeric layer used for special processing, e.g. resist for etching insulating material or photoresist used as a mask during plasma etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/09436—Pads or lands on permanent coating which covers the other conductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05—Patterning and lithography; Masks; Details of resist
    • H05K2203/0502—Patterning and lithography
    • H05K2203/054—Continuous temporary metal layer over resist, e.g. for selective electroplating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1377—Protective layers
    • H05K2203/1383—Temporary protective insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452—Solder masks
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
CH693770A 1969-05-14 1970-05-11 Verfahren zur Herstellung einer Leiterplatte CH504148A (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19691924775 DE1924775B2 (de) 1969-05-14 1969-05-14 Verfahren zur herstellung einer leiterplatte

Publications (1)

Publication Number Publication Date
CH504148A true CH504148A (de) 1971-02-28

Family

ID=5734245

Family Applications (1)

Application Number Title Priority Date Filing Date
CH693770A CH504148A (de) 1969-05-14 1970-05-11 Verfahren zur Herstellung einer Leiterplatte

Country Status (9)

Country Link
US (1) US3675318A (de)
JP (1) JPS5026020B1 (de)
BE (1) BE750411A (de)
CH (1) CH504148A (de)
DE (1) DE1924775B2 (de)
FR (1) FR2047563A5 (de)
GB (1) GB1268317A (de)
LU (1) LU60904A1 (de)
NL (1) NL7006717A (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5217779U (de) * 1975-07-22 1977-02-08
JPS53121371U (de) * 1977-03-04 1978-09-27
DE2838982B2 (de) * 1978-09-07 1980-09-18 Standard Elektrik Lorenz Ag, 7000 Stuttgart Verfahren zum Herstellen von Mehrebenen-Leiterplatten
DE2920940A1 (de) * 1979-05-21 1980-12-04 Schering Ag Verfahren zur herstellung von gedruckten schaltungen
DE3137279C2 (de) * 1981-09-18 1986-12-11 Wilhelm Ruf KG, 8000 München Verfahren zur Herstellung von Mehrlagen-Leiterplatten sowie nach dem Verfahren hergestellte mehrlagige Leiterplatte
JPS59181094A (ja) * 1983-03-30 1984-10-15 日本メクトロン株式会社 回路基板相互のスル−ホ−ル導通法
DE3427015A1 (de) * 1984-07-21 1986-01-30 Nippon Mektron, Ltd., Tokio/Tokyo Verfahren zur herstellung von durchkontaktierungen in gedruckten schaltungen
EP0227857B1 (de) * 1985-12-30 1990-03-28 Ibm Deutschland Gmbh Verfahren zum Herstellen von gedruckten Schaltungen
JPH0423485A (ja) * 1990-05-18 1992-01-27 Cmk Corp プリント配線板とその製造法
US5142775A (en) * 1990-10-30 1992-09-01 International Business Machines Corporation Bondable via
US5802714A (en) * 1994-07-19 1998-09-08 Hitachi, Ltd. Method of finishing a printed wiring board with a soft etching solution and a preserving treatment or a solder-leveling treatment
EP0738456A1 (de) * 1994-11-09 1996-10-23 Blaupunkt-Werke GmbH Verfahren zur herstellung einer durchkontaktierung auf einer leiterplatte
US5509200A (en) * 1994-11-21 1996-04-23 International Business Machines Corporation Method of making laminar stackable circuit board structure
US6349456B1 (en) * 1998-12-31 2002-02-26 Motorola, Inc. Method of manufacturing photodefined integral capacitor with self-aligned dielectric and electrodes
TWI286826B (en) * 2001-12-28 2007-09-11 Via Tech Inc Semiconductor package substrate and process thereof
JP4772702B2 (ja) * 2007-01-11 2011-09-14 富士通株式会社 プリント基板およびプリント基板ユニット並びに導電体の上がり量検出方法
US8104171B2 (en) * 2008-08-27 2012-01-31 Advanced Semiconductor Engineering, Inc. Method of fabricating multi-layered substrate
CN106455333A (zh) * 2016-11-15 2017-02-22 清远市富盈电子有限公司 一种pcb金属包边板改善锣边铜披锋的制作工艺
CN110545634A (zh) * 2019-08-29 2019-12-06 江苏上达电子有限公司 一种先做线路再镀孔铜的多层精细线路板的制作方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3371249A (en) * 1962-03-19 1968-02-27 Sperry Rand Corp Laminar circuit assmebly
US3334395A (en) * 1962-11-26 1967-08-08 Northrop Corp Method of making a metal printed circuit board

Also Published As

Publication number Publication date
FR2047563A5 (de) 1971-03-12
GB1268317A (en) 1972-03-29
DE1924775B2 (de) 1971-06-09
BE750411A (fr) 1970-11-16
JPS5026020B1 (de) 1975-08-28
DE1924775A1 (de) 1971-03-11
NL7006717A (de) 1970-11-17
US3675318A (en) 1972-07-11
LU60904A1 (de) 1970-07-16

Similar Documents

Publication Publication Date Title
AT330878B (de) Verfahren zur herstellung einer durchkontaktierten leiterplatte
CH504148A (de) Verfahren zur Herstellung einer Leiterplatte
CH523000A (de) Vorrichtung zum Steckverbinden wenistens einer gedruckten Leiterplatte
AT312731B (de) Verfahren zur Herstellung elektrischer Leiterplatten
DE2558744A1 (de) Verfahren zur herstellung einer mehrschichtigen gedruckten schaltung
CH364822A (de) Verfahren zur Herstellung einer Isolierstoffplatte mit gedruckter Schaltung
CH520341A (de) Verfahren zur Herstellung einer Streuscheibe
AT256217B (de) Verfahren zur Herstellung einer gedruckten Schaltung
AT318098B (de) Verfahren zur Herstellung einer als Heizelement dienenden gedruckten Schaltung kleiner Abmessungen
AT310843B (de) Verfahren zur Herstellung einer gedruckten Leiterplatte
CH492381A (de) Verfahren zur Herstellung von gedruckten Schaltungen
CH488289A (de) Verfahren zur Herstellung einer mehrlagigen mikroelektronischen Schaltung
CH471523A (de) Verfahren zur Herstellung gedruckter Leiterplatten mit metallisierten Löchern
AT363540B (de) Verfahren zur herstellung gedruckter schaltungsplatten
CH504147A (de) Verfahren zum Herstellen einer gedruckten Leiterplatte
AT294955B (de) Verfahren zur Herstellung von gedruckten Leiterplatten
CH515993A (de) Verfahren zur Herstellung einer Dextrinlösung
CH469424A (de) Mehrschichtige gedruckte Schaltung und Verfahren zu ihrer Herstellung
CH512869A (de) Verfahren zur Herstellung einer elektrischen Schaltplatte von der Art einer gedruckten Schaltung
AT281957B (de) Verfahren zur Herstellung einer Platte mit flächenhafter Verdrahtung
AT262383B (de) Verfahren zur Herstellung einer integrierten Schaltung
AT286737B (de) Verfahren zur Herstellung von Formätzteilen aus Messingblech
CH518972A (de) Verfahren zur Herstellung einer Chromenopyrazolverbindung
DE1923199B2 (de) Verfahren zur herstellung einer schaltungsplatte
AT301665B (de) Verfahren zur Herstellung elektrischer Leiterplatten

Legal Events

Date Code Title Description
PL Patent ceased