CA2045264A1 - Upgradeable/downgradeable computer - Google Patents

Abstract

UPGRADEABLE/DOWNGRADEABLE COMPUTER

Abstract Of The Disclosure A computer system is made capable of accepting more than one type of central processor including a plurality of sockets for receiving more than one type of identification signal, a clock generator responsive to said identifying signal for generating clock signals for the identified type of processor, and means responsive to said identifying signal for disabling and enabling signal paths from the socket.

Description

UPGRADEABLE/DOWNGRADEABLE C MPUTER

Back~round Of The Inventi n 1. Fiel~ of the InventiQn The present invention relates generally to an upgradeable/downgradeable computer and specifically to a computer having circuits capable of connecting to more than one type of central processing unit (CPU).

2. Description of Related Art As prices of CPUs decrease, the cost of a CPU as portion of the total cost of the whole system decreases. And as introduction of new types of central processors is becoming faster and faster. For example, within a span of only a few years, the Intel Corporation has introduced models 8086, 80286, 80386 and 80486. It is desirable to have a computer system that can be upgraded/downgraded by simply replacing processors. Specifically, it is desirable to have a computer system with circuit (motherboard) that can accept different types of cental proce~sors without alteration.
Summary_of the Inventign The present invention relates to a computer system upgradeable/downgradeable by more than one model of processor. The computer system comprises a circuit board which has a socket for receiving a processor, means for generating an identifying signal identifying the model of the processor in the socket, clock generator responsive to said ,. ' .
- , . ~ .............. ~ .

.~

~L5~i4 type identifying signal for generating clock frequency for the identified processor anda circu1t responsive to the type identifying signal for enabling and disabling signals to the processor.

Brief DescriPtion Of The Drawinas Figure l is a logic block diagram illustrating a computer system wherein the present invention is embodied.
Figure 2 is a block diagram of a prior art circuit.

De~ailed DescriDtion_Of The Preferred Embodiments The present invention is described, by way of example, with reference to models 80486SX, 80486DX and 80487SX of Intel Corporation's central processors. These different models of processors operate on different --frequencies and the following different pin assignments:

Pin No. 13 15 31 32 48 CP~
80g86SX NC NMI NC NC NC
80486DX NC IGNNE# NC NMI FERRI#
804875X FERRI# IGNNE# MP# NMI NC.
Table l "NC" means that the corresponding of a processor is not connected.
There are two diferences between pinouts of 80486DX and 80487SX. In 80487SX, the FERRI# signal (which carries an output signal indicating occurrence o a floating , . . .

': ~' ' ' ~":, ':' ': :

:

point error) is assigned to pin 13. On the other hand, the FERRI~ signal is assigned to pin 48 in the 80486DX. In addition, 80487SX has a output signal (MP#) on pin 31, but pin 31 of the 80486DX is not used. The MP# is active low and S is never floated. It is driven low at power up and remains active for the entire duration of the processor's operation.
Figure 1 is a block diagram of a computer system 1 wherein the present invention is embodied. The computer system 1 comprises a first socket 10 for receiving a first processor and a second socket 11 for receiving a second processor. The first socket 10 and the second socket 11 are each connected to a bus 12 through which address, data and control signals are passed. Not shown in Figure 1 are memory, input/output devices and other components of the system. These components are shown because they are generally known to a person skilled in the art.
According to a preferred embodiment of the invention, the first socket 10 is capable of receiving either the 80486DX or the 80487SX processor models. The first socket 10 is connected to a circuit 14 which, as will be described hereinbelow, is capable of identifying the model of processor plugged into the socket 10 as well as generating clock frequency appropriate for the model plugged in.
Pin 31 of the first socket 10, which is used to output the MP# signal if a 80487sg model is plugged in, or is open when a 80486DX model is plugged in, is tied to a "high"
voltage signal through a resistor.

' ' ' .;' , .

Vpon entering the eircuit 14, signal 31 will be used to drive a selector 15. The selector 15 has two inputs, A0 and Al. A0 receives a clock signal 71 from the clock source 7 whose frequency is appropriate of the operation of 80486DX. Al receives a clock signal 72 from clock source 7 whose frequency is appropriate for the operation of 80487SX.
Depending on the logic level of the selection control S, which is controlled by the output signal 31, one of these clock signals will be input to the first socket 15 at 229.
When a 80486DX is plugged in, S will be high because pin 31 is open. When a 80487SX is plugged in, S will be low because of the MP# signal at pin 3;.
Signal from pin 31 of the first socket 10 is also used to control two tri-level gates 16 and 17. Each of these two gates receives the FERRI# from the bus. However, because of the inverter 18, only one gate would pass the FERRI#
signal at any one time. When a 80486DX is plugged in, gate 16 will be enabled and the FERRI# will be gated to pin 48 of the first socket 10 by way of the bus 12. When a ~0487SX is plugged in, gate 17 will be enabled and the FERRI~ signal will be gated to pin 13 of the first socket 10.
To further improve flexibility of the computer system 1, a second socket 11 is provided for the connection of a 804~6SX processor. In the event that both the first socket 10 and the second socket 11 are plugged with processor, the processor in the second processor will be disabled. This is accomplished by the signal coming out of . .. :. ,,- - ..

', ~ ' ~ . ,' ' , , ,.

the "ground" pin 220 in the first socket 10. This "ground~' pin 220 is tied to a logic "high" voltage signal. It will be understood by those skilled in the art that while this improved circuit can accept two processors, they do not need to be plugged in concurrently for the computer system to operate.
When a processor is plugged into the first socket 10, the signal from the "ground" pin will disable signals (e.g. BOFF# and FLUSH#) to the second socket 11 by and gates 21 and 22. The method of disabling a processor in a two~processor system using a signal from the non-disabled processor is known to the art.
Advantageously, the "ground" signal 220 is used to disable clock signals 226 into the first socket 11 so as to reduce power spent by the disabled processor. To allow the processor in the second socket to stabilize, circuit 20 is used. Circuit 20 basically logically ORs, the "ground signal" with a "power good" PWGRD# signals of the computer system 1. The output of OR gate 23 is then used to disable the clock signal. The PWGRD# would become active only for a few cycles immediately after power on. The effect is to have this signal enable the clock to the second processor to allow it to stabilize.

, .

~' . . ' :

~ '

Claims (5)

1. A computer system upgradeable/downgradeable by more than one model of processor, the computer system comprises a circuit board, the circuit board comprises:
a first socket for receiving a first processor;
an identifying circuit for generating an signal identifying the model of said first processor in the first socket;
a clock generator responsive to said identifying signal for generating clock frequency for the processor in the first socket; and an enabling circuit responsive to the identifying signal for enabling and disabling signals to the processor in the first socket.

2. The computer system of claim 1, wherein the identifying comprises means for detecting signal state of an output of the socket.

3. The computer system of claim 1, wherein the enabling circuit comprises at least two tri-level gates for selectively passing signals in response to the identifying signal.

4. The computer system of claim 1, further comprising a second socket for receiving a second processor.

5. The computer system of claim 4, comprising means responsive to a signal from the processor in the first socket for disable the second processor.