CA2040671A1 - Self-synchronizing serial transmission of signaling bits in a digital switch - Google Patents
Self-synchronizing serial transmission of signaling bits in a digital switchInfo
- Publication number
- CA2040671A1 CA2040671A1 CA 2040671 CA2040671A CA2040671A1 CA 2040671 A1 CA2040671 A1 CA 2040671A1 CA 2040671 CA2040671 CA 2040671 CA 2040671 A CA2040671 A CA 2040671A CA 2040671 A1 CA2040671 A1 CA 2040671A1
- Authority
- CA
- Canada
- Prior art keywords
- signaling bits
- state machine
- self
- receiver
- digital switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/12—Arrangements providing for calling or supervisory signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
- H04J3/0605—Special codes used as synchronising signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/08—Intermediate station arrangements, e.g. for branching, for tapping-off
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
SELF-SYNCHRONIZING SERIAL TRANSMISSION
OF SIGNALING BITS IN A DIGITAL SWITCH
Abstract of the Disclosure Signaling bits (ABCD) from a plurality of channels are coded in a predetermined manner, multiplexed into a serial bit stream and transmitted on a data path. A receiver for the data includes a multiple level state machine adapted to decode and synchronize to the received coded signaling bits. Each level of the state machine is associated with a respective type of signaling bit and the levels of the state machine are cascaded output to input. The existence of an output signal from the last stage of the state machine indicates the receiver is synchronized to the serial bit stream and thus that the receiver is properly decoding and identifying the signaling bits.
- i -
OF SIGNALING BITS IN A DIGITAL SWITCH
Abstract of the Disclosure Signaling bits (ABCD) from a plurality of channels are coded in a predetermined manner, multiplexed into a serial bit stream and transmitted on a data path. A receiver for the data includes a multiple level state machine adapted to decode and synchronize to the received coded signaling bits. Each level of the state machine is associated with a respective type of signaling bit and the levels of the state machine are cascaded output to input. The existence of an output signal from the last stage of the state machine indicates the receiver is synchronized to the serial bit stream and thus that the receiver is properly decoding and identifying the signaling bits.
- i -
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA 2040671 CA2040671C (en) | 1991-04-17 | 1991-04-17 | Self-synchronizing serial transmission of signaling bits in a digital switch |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA 2040671 CA2040671C (en) | 1991-04-17 | 1991-04-17 | Self-synchronizing serial transmission of signaling bits in a digital switch |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2040671A1 true CA2040671A1 (en) | 1992-10-18 |
CA2040671C CA2040671C (en) | 1994-05-03 |
Family
ID=4147415
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA 2040671 Expired - Fee Related CA2040671C (en) | 1991-04-17 | 1991-04-17 | Self-synchronizing serial transmission of signaling bits in a digital switch |
Country Status (1)
Country | Link |
---|---|
CA (1) | CA2040671C (en) |
-
1991
- 1991-04-17 CA CA 2040671 patent/CA2040671C/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CA2040671C (en) | 1994-05-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1261081A (en) | Higher order digital transmission system including a multiplexer and a demultiplexer | |
CA1298420C (en) | Demultiplexer system | |
EP0298609A3 (en) | Signal scrambling transmission system | |
EP0977411B1 (en) | Block code with limited disparity | |
GB2109199A (en) | Simultaneous transmission of voice and data signals over a digital channel | |
EP0214261B1 (en) | Signal generation | |
CA1165475A (en) | Method and device for multiplexing a data signal and several secondary signals, demultiplexing method and device associated therewith, and interface transmitter receiver using the same | |
AU532032B2 (en) | Colour television camera digital remote control system | |
US4524462A (en) | System for jointly transmitting high-frequency and low-frequency digital signals over a fiber-optical carrier | |
US5144305A (en) | Transmission arrangement comprising a block code encoded main channel and an auxiliary channel | |
ES8404591A1 (en) | Fourth-order digital multiplex system for transmitting a plurality of digital signals at a nominal bit rate of 44 736 kbit/s | |
US4924463A (en) | Data coding method for use in digital communication systems | |
US3953673A (en) | Digital data signalling systems and apparatus therefor | |
EP0648396B1 (en) | A method of distinguishing in serial digital bit streams between at least two types of time slots in a bit stream receiver | |
ES8308182A1 (en) | Subscribers loop synchronization | |
GB2229610B (en) | Pcm communication system | |
CA1200934A (en) | Synchronising arrangement | |
US5305322A (en) | Phase alignment circuit for stuffed-synchronized TDM transmission system with cross-connect function | |
CA2040671A1 (en) | Self-synchronizing serial transmission of signaling bits in a digital switch | |
US5093830A (en) | Self-synchronizing serial transmission of signaling bits in a digital switch | |
AU596973B2 (en) | Higher order digital transmission system including a multiplexer and a demultiplexer | |
EP0216066A3 (en) | Synchronisation system for digital information transmission | |
GB1334000A (en) | Multiplex signalling | |
GB2174577A (en) | Digital communication system | |
US4785466A (en) | Encoder/decoder circuit for B8ZS and B6ZS applications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |