[go: up one dir, main page]

CA1218161A - Controleur d'acces direct pour memoire - Google Patents

Controleur d'acces direct pour memoire

Info

Publication number
CA1218161A
CA1218161A CA000471896A CA471896A CA1218161A CA 1218161 A CA1218161 A CA 1218161A CA 000471896 A CA000471896 A CA 000471896A CA 471896 A CA471896 A CA 471896A CA 1218161 A CA1218161 A CA 1218161A
Authority
CA
Canada
Prior art keywords
data
memory
cpu
random access
format
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000471896A
Other languages
English (en)
Inventor
Stanley M. Nissen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Application granted granted Critical
Publication of CA1218161A publication Critical patent/CA1218161A/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Dram (AREA)
  • Bus Control (AREA)
CA000471896A 1984-01-23 1985-01-11 Controleur d'acces direct pour memoire Expired CA1218161A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US57279984A 1984-01-23 1984-01-23
US572,799 1984-01-23

Publications (1)

Publication Number Publication Date
CA1218161A true CA1218161A (fr) 1987-02-17

Family

ID=24289398

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000471896A Expired CA1218161A (fr) 1984-01-23 1985-01-11 Controleur d'acces direct pour memoire

Country Status (4)

Country Link
CA (1) CA1218161A (fr)
DE (1) DE3501997C2 (fr)
FR (1) FR2558616B1 (fr)
GB (1) GB2153119B (fr)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4271466A (en) * 1975-02-20 1981-06-02 Panafacom Limited Direct memory access control system with byte/word control of data bus
US4075691A (en) * 1975-11-06 1978-02-21 Bunker Ramo Corporation Communication control unit
JPS533029A (en) * 1976-06-30 1978-01-12 Toshiba Corp Electronic computer
JPS5454540A (en) * 1977-10-11 1979-04-28 Hitachi Ltd Data buscontrol system
IT1091633B (it) * 1977-12-30 1985-07-06 Olivetti C Ing E C Spa Dispositivo per la gestione del l accesso diretto alla memoria di un calcolatore
JPS5789128A (en) * 1980-11-25 1982-06-03 Hitachi Ltd Controlling system for information interchange
US4543627A (en) * 1981-12-14 1985-09-24 At&T Bell Laboratories Internal communication arrangement for a multiprocessor system

Also Published As

Publication number Publication date
DE3501997A1 (de) 1985-07-25
GB2153119B (en) 1987-12-09
FR2558616A1 (fr) 1985-07-26
FR2558616B1 (fr) 1988-12-02
GB2153119A (en) 1985-08-14
GB8501598D0 (en) 1985-02-20
DE3501997C2 (de) 1996-03-14

Similar Documents

Publication Publication Date Title
KR940001666B1 (ko) 소형 컴퓨터 시스템의 개량된 scsi 장치
JPH0516060B2 (fr)
US5319603A (en) Multiport semiconductor memory device having RAM blocks and SAM blocks
US4858038A (en) System of disk device selector circuits for disk controller
US4691364A (en) Bit pattern conversion apparatus
CA1218161A (fr) Controleur d'acces direct pour memoire
US4706214A (en) Interface circuit for programmed controller
EP0057096B1 (fr) Unité de traitement d'information
US4773000A (en) DMA for digital computer system
US5428801A (en) Data array conversion control system for controlling conversion of data arrays being transferred between two processing systems
JPH0549991B2 (fr)
EP0269370B1 (fr) Circuit de commande pour accès en mémoire
US5796672A (en) Method and circuit for routing data to registers in an integrated circuit
JPS61209483A (ja) メモリパタ−ン変換装置
JP3635810B2 (ja) シーケンサのｉ／ｏ切り替え装置
US4841298A (en) Bit pattern conversion system
JP2788250B2 (ja) ディジタル信号交換器及びディジタル信号交換器の選択モジュール
JP2546088B2 (ja) アレイディスク装置
JP3031581B2 (ja) ランダムアクセスメモリおよび情報処理装置
JPS604498B2 (ja) 電子計算機とダイレクト・メモリ・アクセス装置の結合方法
JPH07144445A (ja) データ転送制御装置
JPH0831276B2 (ja) 半導体メモリ
JPH11143820A (ja) データ転送方式およびバス回路
JPS60142756A (ja) 時分割多重メモリバンク制御方式
JPS6129906A (ja) プログラマブルロジツクコントロ−ラ

Legal Events

Date Code Title Description
MKEX Expiry