CA1169276A - Musical instrument having programmable automatic rhythm pattern variations - Google Patents
Musical instrument having programmable automatic rhythm pattern variationsInfo
- Publication number
- CA1169276A CA1169276A CA000380551A CA380551A CA1169276A CA 1169276 A CA1169276 A CA 1169276A CA 000380551 A CA000380551 A CA 000380551A CA 380551 A CA380551 A CA 380551A CA 1169276 A CA1169276 A CA 1169276A
- Authority
- CA
- Canada
- Prior art keywords
- rhythm
- variation
- signals
- shift register
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G10—MUSICAL INSTRUMENTS; ACOUSTICS
- G10H—ELECTROPHONIC MUSICAL INSTRUMENTS; INSTRUMENTS IN WHICH THE TONES ARE GENERATED BY ELECTROMECHANICAL MEANS OR ELECTRONIC GENERATORS, OR IN WHICH THE TONES ARE SYNTHESISED FROM A DATA STORE
- G10H1/00—Details of electrophonic musical instruments
- G10H1/36—Accompaniment arrangements
- G10H1/40—Rhythm
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Acoustics & Sound (AREA)
- Multimedia (AREA)
- Electrophonic Musical Instruments (AREA)
Abstract
MUSICAL INSTRUMENT HAVING
PROGRAMMABLE AUTOMATIC RHYTHM
PATTERN VARIATIONS
Abstract of the Disclosure An operator programmable rhythm variation system comprises a shift register for storing rhythm variation signals in a sequence specified by the operator. Variation select signals are generated by the operator of the musical instrument and provided to an input/output circuit which converts them to binary coded rhythm variation signals for storage in the shift register. The input/output circuit includes an output data latch, a visual display circuit and a gating circuit for gating the rhythm variation signals to the input of the shift register.
The shift register is connected through a gate circuit such that data stored in the shift register can be notated through the shift register for read-out of stored rhythm variation sequences. A con-troller circuit controls the input/output circuit, the shift register and the gate circuit to store and retrieve rhythm variation signals in the shift register and is adapted to set a standard variation sequence into the shift register in response to a standard/program select signal.
PROGRAMMABLE AUTOMATIC RHYTHM
PATTERN VARIATIONS
Abstract of the Disclosure An operator programmable rhythm variation system comprises a shift register for storing rhythm variation signals in a sequence specified by the operator. Variation select signals are generated by the operator of the musical instrument and provided to an input/output circuit which converts them to binary coded rhythm variation signals for storage in the shift register. The input/output circuit includes an output data latch, a visual display circuit and a gating circuit for gating the rhythm variation signals to the input of the shift register.
The shift register is connected through a gate circuit such that data stored in the shift register can be notated through the shift register for read-out of stored rhythm variation sequences. A con-troller circuit controls the input/output circuit, the shift register and the gate circuit to store and retrieve rhythm variation signals in the shift register and is adapted to set a standard variation sequence into the shift register in response to a standard/program select signal.
Description
'6~
MUSICAL INSTRUMENT HAVING
PROG ~ BLE AUTOMATIC RHYTHM
PATTERN VARIATIONS
~ACKGROUND OF THE INVENTION
: 5 This invention relates to an autom tic rhythm:
:. system ~or an electrical musical instrument wherein variations of basic rhythm patterns:are automatically introduced at a:selectable rate and more particularly, to an electronic organ with an operator programmable 1~ arrangement for selecting the order in whih 6elec~able variations are introduced. ~ :~
A number of automatic rhythm programmers are in u~e:which provide electrical pulses for actuating a group of electrical music~l voice generators according to repeated preselected rhythmic patterns~ eOg., waltz, dixieland, marchi e~c. Such voice generators comprise known electrical circuits which, when pulsed, produce in conjunction with an audlo output system, various untuned musical sounds of the type usually associated with ~he percussion ~ection of an orches~ra.: These music~l ~ounds are useful to provide rhythm backgrGl~nd accompaniment for an electrical musical instrument such as ~n electronic srgan.
Since such basic rhythm pat~erns ~ound monot-onous after being played for any length o~ time, anautomatic ~ystem for introducing rhythm pattern varia-tions was developed ~nd patented as ~.S. Patent No.
3,958,483 which is assigned to the assignee of the present application. This automatic rhythm varying apparatus provides for predetermined variations on each basic rhythm pat~ern available from the muscial instru-5 ment. The rhythm pattern variations are automaticallychanged from one to another in a predefined order and at a selectable rate. The apparatus provides ~or changing the variations in sequential order, that is first variation one, followed by variation two, three, 10 etc. and then repeating the rhythm variations over and over in the same sequential order.
~ lthough providing a great improvement over existing prior art rhythm systems, this apparatus does not provide any control over the sequential order of 15 the variations introduced into the basic rhythm patterns.
Thus, although a highly proficient player wouId vary not only the basic rhythm patterns but also the sequen-tial ordering of those variations, such control is not possible on the existing system.
According to one aspec~ of this invention there is provided in an electrical musical instrument having an automatic rhythm system which varies rhythm patterns in response to rhythm variation signals, means 25 for generating rhythm variation selec~ signals, means for generating variation cloc~ signals to control t~le rate of change of said rhythm vari~ti~s and means for `~ generating an automatic variation signal; an operator programmable rhythm variation system comprising:
30 storage means for storing sequences of rhythm variation signals in response to said rhythm variation select signals; input/output means coupled to said storage means for receiving said rhythm variation select signals and transmitting said rhythm variation signals;
35 and control means responsive to said variation clock signals, said rhythm variation select signals and said automatic variation signal to control said input/output 3Z7~
-2a-means and said storage means to store and retrieve rhythm variation signals in said storage means.
By way of added explanation~ the present invention provides for operator programmable order-5 ing of the se~uences of the variations introducedinto any of the basic rhythm patterns available on an electrical musical instrument. The program-med rhythm varia~ions are then automatically.
repeated in the programmed order at a selectable 10 rate.
The operator programmable rhythm variation system comprises storage means for storing sequences : of rhythm variation signals and providing a rh~thm variation output signal. The organist generates rhythm 15 variation select signals by activating in a desired sequence a group of variation select switches located on the organ console. The rhythm variation select -signals are converted to rhythm variation signals by .
,, 9;2'~
input/output circuitry. A control circuit operates the input~output circuitry and the storage means to store and retrieve rhythm variation signals in a sequence designated by the operator of the musical instrument.
Variation clock signals and an automatic variation signal are generated by existing organ circuitry to activate the control circuit.
BRIEF DESCP~IPTION OF THE DRAWING
For a more complete understanding of this invention reference should now be made to the embodi-ment illustrated in greater detail in the accompanying drawing figures and described below by way of example of the invention. In the drawing:
Fig. 1 is a block diagram of a programmable rhythm variation system in accordance with the present invention. ~ ~-Fig. 2 is a schematic diayram of the control circuit of Fig. 1.
It should be understood that the invention is not limited to the particular embodiment illustrated herein.
DETAILED DESCRIPTION OF THE ILLUSTRATIVE EMBODIMENT
Fig. 1 is a block diagram of an operator pro-grammable variatiOn system in accordance with the present invention. For brevity and ease of descrip~
tion, the operator progxammable variation system of the illustrative embodiment will be described as used with the automatic variation system disclosed in U. S.
Patent No. 3,958,483, issued May 25, 1976, Alexander J. Borevik et al.
The variation identification inputs A, B, C
and D are generated by the operator of the musical instrument on input conductors 102 by operation of rhythm variation select switches (not shown1. Whenever one of the variation inputs A, B, C or D is activated an external input signal on the conductor 104 is also activated. The automatic variation system of a musical instrument, e.g.,~an electronic organ, incorporates the programmable system of the present invention. Whenever the automatic variation system is turned on, an active automatic variation signal is provided on the conductor 106. The automatic variation system of U.S. Patent No.
3,958,483 provides the variation clock signals for the programmable system on the conductor 108 and the output variation codes provided on the conductors 110 from the data latch 112 drive the variation decoder ma~rix of the automatic variation system.
; 15 The visual display circuit 114 is driven from the data latch 112 and the 4/2 binary converter circuit 120 to provide a visual indication of which rhythm variation is being programmed or played at the present time. The standard/program lnput signal on the con-ductor 116 and the variation reset signal on the con-ductor 118 are generated by eontrol switches or keys (not shuwn) on an instrument incorporating an automatic variation system including the operator programmable system ~f the present invention.
The rhythm variation select signals A, B, C
and D generated on the conductors 102 are converted to
MUSICAL INSTRUMENT HAVING
PROG ~ BLE AUTOMATIC RHYTHM
PATTERN VARIATIONS
~ACKGROUND OF THE INVENTION
: 5 This invention relates to an autom tic rhythm:
:. system ~or an electrical musical instrument wherein variations of basic rhythm patterns:are automatically introduced at a:selectable rate and more particularly, to an electronic organ with an operator programmable 1~ arrangement for selecting the order in whih 6elec~able variations are introduced. ~ :~
A number of automatic rhythm programmers are in u~e:which provide electrical pulses for actuating a group of electrical music~l voice generators according to repeated preselected rhythmic patterns~ eOg., waltz, dixieland, marchi e~c. Such voice generators comprise known electrical circuits which, when pulsed, produce in conjunction with an audlo output system, various untuned musical sounds of the type usually associated with ~he percussion ~ection of an orches~ra.: These music~l ~ounds are useful to provide rhythm backgrGl~nd accompaniment for an electrical musical instrument such as ~n electronic srgan.
Since such basic rhythm pat~erns ~ound monot-onous after being played for any length o~ time, anautomatic ~ystem for introducing rhythm pattern varia-tions was developed ~nd patented as ~.S. Patent No.
3,958,483 which is assigned to the assignee of the present application. This automatic rhythm varying apparatus provides for predetermined variations on each basic rhythm pat~ern available from the muscial instru-5 ment. The rhythm pattern variations are automaticallychanged from one to another in a predefined order and at a selectable rate. The apparatus provides ~or changing the variations in sequential order, that is first variation one, followed by variation two, three, 10 etc. and then repeating the rhythm variations over and over in the same sequential order.
~ lthough providing a great improvement over existing prior art rhythm systems, this apparatus does not provide any control over the sequential order of 15 the variations introduced into the basic rhythm patterns.
Thus, although a highly proficient player wouId vary not only the basic rhythm patterns but also the sequen-tial ordering of those variations, such control is not possible on the existing system.
According to one aspec~ of this invention there is provided in an electrical musical instrument having an automatic rhythm system which varies rhythm patterns in response to rhythm variation signals, means 25 for generating rhythm variation selec~ signals, means for generating variation cloc~ signals to control t~le rate of change of said rhythm vari~ti~s and means for `~ generating an automatic variation signal; an operator programmable rhythm variation system comprising:
30 storage means for storing sequences of rhythm variation signals in response to said rhythm variation select signals; input/output means coupled to said storage means for receiving said rhythm variation select signals and transmitting said rhythm variation signals;
35 and control means responsive to said variation clock signals, said rhythm variation select signals and said automatic variation signal to control said input/output 3Z7~
-2a-means and said storage means to store and retrieve rhythm variation signals in said storage means.
By way of added explanation~ the present invention provides for operator programmable order-5 ing of the se~uences of the variations introducedinto any of the basic rhythm patterns available on an electrical musical instrument. The program-med rhythm varia~ions are then automatically.
repeated in the programmed order at a selectable 10 rate.
The operator programmable rhythm variation system comprises storage means for storing sequences : of rhythm variation signals and providing a rh~thm variation output signal. The organist generates rhythm 15 variation select signals by activating in a desired sequence a group of variation select switches located on the organ console. The rhythm variation select -signals are converted to rhythm variation signals by .
,, 9;2'~
input/output circuitry. A control circuit operates the input~output circuitry and the storage means to store and retrieve rhythm variation signals in a sequence designated by the operator of the musical instrument.
Variation clock signals and an automatic variation signal are generated by existing organ circuitry to activate the control circuit.
BRIEF DESCP~IPTION OF THE DRAWING
For a more complete understanding of this invention reference should now be made to the embodi-ment illustrated in greater detail in the accompanying drawing figures and described below by way of example of the invention. In the drawing:
Fig. 1 is a block diagram of a programmable rhythm variation system in accordance with the present invention. ~ ~-Fig. 2 is a schematic diayram of the control circuit of Fig. 1.
It should be understood that the invention is not limited to the particular embodiment illustrated herein.
DETAILED DESCRIPTION OF THE ILLUSTRATIVE EMBODIMENT
Fig. 1 is a block diagram of an operator pro-grammable variatiOn system in accordance with the present invention. For brevity and ease of descrip~
tion, the operator progxammable variation system of the illustrative embodiment will be described as used with the automatic variation system disclosed in U. S.
Patent No. 3,958,483, issued May 25, 1976, Alexander J. Borevik et al.
The variation identification inputs A, B, C
and D are generated by the operator of the musical instrument on input conductors 102 by operation of rhythm variation select switches (not shown1. Whenever one of the variation inputs A, B, C or D is activated an external input signal on the conductor 104 is also activated. The automatic variation system of a musical instrument, e.g.,~an electronic organ, incorporates the programmable system of the present invention. Whenever the automatic variation system is turned on, an active automatic variation signal is provided on the conductor 106. The automatic variation system of U.S. Patent No.
3,958,483 provides the variation clock signals for the programmable system on the conductor 108 and the output variation codes provided on the conductors 110 from the data latch 112 drive the variation decoder ma~rix of the automatic variation system.
; 15 The visual display circuit 114 is driven from the data latch 112 and the 4/2 binary converter circuit 120 to provide a visual indication of which rhythm variation is being programmed or played at the present time. The standard/program lnput signal on the con-ductor 116 and the variation reset signal on the con-ductor 118 are generated by eontrol switches or keys (not shuwn) on an instrument incorporating an automatic variation system including the operator programmable system ~f the present invention.
The rhythm variation select signals A, B, C
and D generated on the conductors 102 are converted to
2 bit binary coded rhythm variation signals by the 4/2 binary convertor circuit 120. The rhythm variation signals are passed from the binary convertor 120 to the gate circuit 122 which is opened or turned on to passthe signals to the shift register 124 for programming varia~ion sequences. In the operator programmable rhythm variation system, the variation signals are stored in the shift register 124 and read out in sequence as the~I are rotated via the gate aircuit 126
3~76 through the register 124. The control circuit 128 provides the control signals to the shift register 124, ~he gate circuits 122 and 126, the data latch 112 and the visual display circuit 114 to perform the storage 5 and retrieval operations on the shift register 124 to program and play rhythm variation sequences.
The shift register 124 of the illustrative embodiment comprises 17 storage locations wi~h each location comprising 3 bits of information. The first 10 bit of information, which is shown as the top bit in the shift register 124 of Fig. 1, is a data present bit. The data present bit is set to a logical "one'l or high voltage level if a data word is s~ored into he second and third bit locations, which ~re shown as the 15 middle and bottom bits respec~ively in Fig~ 1, of that shift register storage location. When a data word representing a rhythm variation is written in~o the shift register 124 it passes through the gate 122.
When the gate 122 is opened, the first bit is always a 20 one due to the high voltage signal Vl connected to the uppermost input of the gate 122 and the corresponding output lead which receives the high voltage signal when the gat~ is opened and i connected to the first bit input of the shift register 124.
The 17 storage locations of the shift regis-ter 124 provide storage for 16 rhythm variation signals, of course a larger or smaller sized shift register could be used. The 17th storage location of the shift register 124 provides for the s~orage of a start of equence code. The start of sequence code is a logical "zero" or low voltage signal in the first bit location and a one in the second bit location, this signifies to the control circuit 128 that the s~art of a rhythm variation sequence immediately follows in the shift 35 register 124.
3;~7~
A one on thP conductor 116 selects a standard program sequence and generates a momentary preset signal on the conductor 130 which sets a standard sequence referred to as program 1 (PRl) together wi~h a 5 ~tart sequence code into the shift register. For PRl the farthest right location of the shift register 124 is set to a start of seque~ce code followed by the rhythm variation code signals for A, B, C and D with the remaining locations being cleared to the extent 10 that they do not contain a data present bit or a start of sequence code in their first and second bit loca-tions.
The control circuit 128 recognizes the start of sequence code and rotates the shift register 124 ~ 15 through the gate circuit 126 such that the A rhythm : variation signal is present at the output 125 of the shift register 124. The A v~riation signal is passed to the input 127 of the shift: register 124 via the gate circuit 126 and is~latched into the data latch;112 via 20 a 5ignal from the control circuit 128 on the conductor : 138. The shift register 124 is then rotated one~more : : storage location. This rotation shifts the start of sequence code one storage loca~ion to the right and loads the A rhythm varia~ion signal in~o the left most 6torage location of the shift:register 124. ~he B
rhythm variation signal is~moved into the rightmost or output storage location of the shift register 124 and is available at the input 127 of the shi$t register 124 via the gate 126. Upon the next ac~ivating change of the variation clock signal on the conductor 108, the B
rhythm variation signal is latched into ~he data latch 112 by th control circuit 128. The shift register 124 is then rotated one storage location through the gate circuit 126 such that the B variation signal is in the first storage location and the 5 variation signal is at ~ ~3~
the output 125 and input 127 of the register 124 xeady to be loaded into the data latch 112. The contents of the other storage locations in the shift register 124 are shifted one storage location to the right.
When all of the rhyt~m variation signals, i.e., A, B, C and D have been rotated through the shif~
register such that the D variation signal is stored in the left most position of the shift regis~er 124, the control circuit 128 fails to xeceive a data pre~ent signal from the shift register 124 and rotates the shift register 124 through the gate circuit 126 until a data present signal is present at the output. All rotatlons of the shift register 124 are performed at a much higher frequency rate than that of the variation clock provided on the conductor 108 and, accordingly, such multiple storage location shifts are r adily accomplished between successive activating signals of the variation clock.
Upon encountering the start of sequence code ~0 at the output of the shift register 124 the control circuit 128 shifts one more location of the shift register to encounter the data corresponding to the A
rhythm variation signal which is then on the output and - i~put of the shift register 124. At the next acti-vating chan~e of the YariatiOn clock on the conductor 108 the A rhythm variation signal is loaded into the data latch 112, the shift register 124 is rotated one storage location and the operation progresses as pre-viously described to change the rhythm patterns ac-cording to the repetitive sequence A, B, C, D; A, B, C,D; etc.
A zero on the conductor 116 and a one on the conductor 106 prepare khe system to be programmed by the operator of the musical instrument. The standard program i6 not disturbed until a variation select signal is received. ~he standard sequence is maintained 3~76 in the shift register 124 to insure that the rhythm patterns are varied by the system if the instrument is placed in the program mode but no rhythm variation sequence is programmed into the system~ Otherwise if the program mode was selected but no program was pro-vided, it would appear that the automatic variation system had failed si~ce no variations would be provided for the musical ins~rument. After the control circuit 128 has been placed in the program mode by operating a lQ standard/ program switch to a program position and turning off the automa~ic variation system, programming is accomplished by activa~ing rhythm variation select switches. If one of the rhythm variation select switches, i~e., A, B, C or D is activated~, a signal is generated on thP corresponding one of the input con-ductors 102 and also on the external input conductor 134. -The first activation of the external inputsignal on the conductor 104 provides a momentary set signal on the conductor 132 which presets a program 2 ~ (PR2) s~ate into the shift register 124~by setting a ,~ start of sequence code into the left most storage location of the shift register 124 and clearing the first and second bits of the remaining storage loca-tions of *he ~hift register 1~4. After this momentary set up of the shift register 12q the rhythm variation signal which was decoded from the rhythm variation select signal provided on one of the conductors 102 is passed to the input of the shift register 124 and the shift registe,r 124 is shifted one location to the right, Thus~ the left most location contains the first 6elected variation code of the program sequence and the secGnd storage :Location contains the start of sequence code. Each succeeding rhythm variation select signal provided on one of the conductors 102 is similarly ;
9~7~
shifted into the left most storage location as the storage locations of the shift register 124 are shifted one storage location to the right. The initializing preset PR2 provided on the conductor 132 is inhibited 5 after ~he first external input ~ignal although an external input signal is provided each time a rhythm variation select signal is generated.
After 16 rhythm variation signals have been programmed by loading them into the shift register 124, 10 the start of sequence code is contained in the right most storage location of the shift register 124 and inhibits any further loading of rhythm variation signals even though addi~ional rhythm variation select ; signals may be generated by the operator of the musical instrument. Once the operator of the musical instru-ment desires to play the programmed sequence of varia-o tions which have been placed into the system, the variation reset signal on the. conductor 118 is acti-vated.
~he ~ariation rese1: sign 1 rotates the start of sequence code to the first storage location via the gate circuit 126 and the data present signal loads the first variation code into the data latch 112 and rotates the next rhythm variation code into the output storage location. ~he operation of the system is then the same as if the standard sequence was presen~ in the shift register 124 as previously described.
If less than all of the 16 variation code storage locations in khe shift register 124 are pro-grammed by the operator of the musical instrument, theshift register 124, in response to the variation reset signal, is rapidly shifted to the right until the start of sequence code is encountered in the right most storage location and then the operation of the system is similar to that described with reference to the standard variation sequence.
.. .. .. ....
3'~P76 Fig. 2 shows a schematic diagram of the con~roller circuit 128 of Fig. 1. Initially the operation of the con~roller 128 will be described for the operation of the programmable variation circuit in the standard mode, i.e., the repetitive sequence Al B, C, D; and then the program mode will be described.
For the standard mode the standard/program signal on co~ductor 116 is set to a one. The standard/
program signal is delayed by the delay circuit 204 10 which is a clocked delay circuit which is clocked by the same clock signals that control the shifting of the shift register 124. By bufering ~he input~signals~to the controller 128 by~such a clocked delay circuit, synchronization of ~he input signals with the operation of the system are assured. The preferred embodiment of the present invention is implemented in metal oxide silicon (MOS) two phase logic. The implementation of clocked delay circuits as we:Ll as the other logic elements referred to in this applisation is well known to those skilled in the art and will not be described in detail.
After one clock time period has elapsed the signal on the conductor ~06 goes to a one to reset the - delayed set/reset flip flop 208 via the inverter~210.
The output signals of the delayed set/reset flip flop 208 are changed one clock ~ime~period after a change of ; the controlling input signals on the set/reset termi-nals. The one on the conductor 206 disables the nor gate 212 to insure that a preprogram signal is not generated on the conductor 132 and forces the~output of the nor gate 214 to a logical z ro to enable the nor gate 216 to control the shift output gate 218 which generates the shift signal for the shift register 124 , on the conductor 13~. A monopulser 220 generates a ! 35 short positive going pulse which activates the or gate , .
3~327~
222 to generate a PRl signal on the conductor 130 and preset or initialize the shift register 124 for the A, B, C I D standard sequence as previously described.
This short positive going pul~e also disables the nor 5 gate 218 to prevent the generation of a shift signal during the presetting of the shift register 124 to the PRl state.
After the shift register 124 is preset to the PRl state, the output of the monopulser 220 goes to a 10 logical zero enabling the nor gate 218. The nor gate 216 is similarity enabled by the zero output of the nor gate 214. The automatic variation signal on the con-ductor 106 is active or at a zero logic level and is delayed by the clocked delay circuit 226 to present a 15 zero logic signal on the conductor 228 direc ly enabling the nor gates 230 and 232 and disabling the nor gates 212 and 214 via the inverter 234. Due to the preset P~l state in the shift register 124, the output signal from the shift register is a start of seql~ence code : 20 defined by a zero on the data flag conductor 140 and a one on the second or middIe ~ata bit conductor 142.
The start of sequence code is detected by the combi-nation of the inverter 240 and the nor gate 242 to generate a start of sequence code signal of logic level 25 one on the conductor 244.
The ~tart of sequence code signal on the conductor 244 disables the nor gate 214 and resets the delayed set/reset flip flop 246 via the nor gate 248.
The outputs Q and Q of the delayed set/rest flip flop 30 246 change one clock time period after a change in the input signals on the set and reset terminals. The ogical zero on the Q output of the flip flop 246 enables ~he nor gate 250 via the conductor 252. The pulse output of the or gate 222, in addition ~o per-,i 35 forming the functions previously described, also sets -"3~2~
~12-the delayed set/reset flip flop 254 via the conductor 256 and the or gate 258. The logical one on the Q
output ~f the delayed set/reset flip flop 254 enables the and gate 260 and resets the toggle flip flop 262 which together with the nor gate 264 serves as a divide by two circuit for the variation clock signal on the conductor 108. ~he outpu~ of the and gate 260 i5 a zero due o the data flag signal on the conductor 140 and that zero generates a logical one on the conductor 268 via the nor gate 270 which accordingly generates a zero on one input of the nor gate 272 via the nor gate 274. The one output of the Q terminal of the toggle flip flop 262 forces the output of the nor gate 264 to a æero.
The zero data flag signal on the conductor 140 through the inverter 276 forces the output of the nor gate 250 to a zero, the output of the nor g~ate 232 to a one, the output of the nor gate 216 to a zero which generates~a shift signal on the conductor 134 via ~ the nor gate 218. The shift register 124 in response to a signal from a high speed clock (not shown) shifts one location to the right which effects a rotation due to the feedback through the gate circuit 126 under the - ~ control of the zero signal on th conductor 136 as will b~ described hereinafter. Upon rotating one location, the start of sequence code is in the left most location of the shift register and the A rhythm variation signal is in the right most storage location of the shift register. The signal on the data flag conductor 140 goes to a one which activates the and gate 260 to generate a zero output on the nox gate 270 resetting the set/reset flip flop 254 one clock time period later ; and, together with the zero output on the Q output of the set/reset flip flop 254, generates a one on the ,) 35 output of nor gate 274 which genera~es a 2ero output 7~;
for the nor gate 272 generating a one output to the delay circuit 278 and the nor gate 280. The output signal of the nor gate 280 goes to a zero which loads the A rhythm variation signal which was present at the input of the shift register 124 via the gate circuit 126 into the data latch 1l2~
The logical one state of the data flag on the conductor 140 disables the shift signal on the con-ductor 134 via the inverter 276 the nor gates 250, 232, 216 and 218. After one clock time period, the set/reset flip flop 254 is reset driving the output of the nor gate 274 to a zero, the output of the nor gate 272 to a one and the output of the nor gate 230 to a zero re-moving the load signal on the conductor 138. The previous one signal on the output of the nor gate 230 : pa ses through the clocked delay circuit 278 and activates the shift signal on the conductor 134 via the nor gates 250, 232, 216 and 218 to shift the A rhythm vaxiation signal from thè right most storage location of the shift register 124 to the left most storage : location and place the B rhythm variation signal at the output of the shift register 124. After one clock ~: delay the shift signal is again disabled by the delayed zero signal ~hrough the clocked delay circuit 278.
After many cycles of the clock circuit (not shown) which dri.ves the shift register 124 and the delayed logic circuitry of the programmable rhythm variation system, the variation clock signal changes state on the conductor 108. This signal is delayed by the clocked delay circuit 282 and drives the delayed monopulser 2B4 which provides a short zero pu1se one clsck time pexiod after receiving an input signal. The output signal from the delayed monopulser ~84 drives the divide by two circuit comprising the toggle flip ;
3;~7~
flop 262 and the nor gate 264 to provide an output signal on the output of the nor gate 264 for e~ery two clock pulses of the variation clock signal on the conductor 108. The pulse output signal on the nor gate 264 generates a load signal on ~he conductor 138 via the nor gates 272, 230 and 280 and drives the clocked delay circuit 278. After the next rhythm variation signal is loaded into the data latch 112 from the output of the shift register 124 through the gating circuitry 126, the output of the clocked delay circuit 278 becomes active to generate the shift output signal on the conductor 134 via the nor gates 250, 232, 216 and 218. Accordingly the conten~s of the shift register 124 are rotated one storage location through the gate circuit 1~6.
After the rhythm variation signal has been rotated from the output end of the shift register 124 into the input end of~the shift register, the data flag signal goes to a zero. The zero data flag signal activates the shift signal on the conductor 134 via the inverter 276 and the nor gates 250, 232, 216 and 218 to rotate the shift register 124 until a data flag is encountered. Thus, the rotation wilI continue until the A xhythm variation signal is æhifted into the right most storage location of the shift register 124 since the other storage locations are empty or con~ain the start of sequence code which is only used to initialize the sequence~ The A, B, C, D se~uence will then be repeated as ~reviou~ly described as long as desired.
T~ program a sequence of rhythm variations, the standard/program signal on the conductor 116 is set to a zero and the automatic variation signal on the conductor 106 is set to a one. These signals enable the nor gates 212 and 214, remove the hard reset from ~; 35 the delayed set/reset flip flop 208 and disable the nor /
7~
gates 230 and 232. The standard sequence, PRl, will have been previously set into the shift register 124 either by a selection of the standard sequence by placing the standard/program switch into the standard position or by the master reset MR signal which is momentarily one to initialize the circuit when the musical instrument is turned on. In any event if no : rhythm variation select switch is activated to generate a rhythm variation select signal on one of:the:con-: 10 ductors 102, no change in the contents of the shift register 124 will-take place. Under these circum-stances if automatic variation is reactivated the A, B, C, D sequence will still be provided regardless of the fact that the standard/program switch has been set to the program~modeO
When one of the rhythm variation select switches A, B, C or D has been acti~ated, a variation : select ~ignal is~passed to the 4/2 binaxy converter I20 :
: and a zero signal is generated on the external input signal conductor 104. :The~external input si~nal is delayed by the clocked delay circuit 288 for synchro-nizing reasons and passed to ~he nor gate 290 whose other i~put signal is at a zero if the automatic variation signal has~been turned off. A one signal is : 25 provided to the delayed monopulser 292 and after a : delay of one olock time period a high pulse is provided on its output to the clocked delay circuit 294 and the inverter 296. The inverter 296 drives ~he nor gate 212 to provide a preset PR2 signal on the conductor 132 to set a start of sequence code in the left most storage location of the shift register 124 and clear at least the first and 3econd data bits of all of the remaining storage locations in the shift register 124 as pre-viously described.
f After one clock time period delay, the output of the delay circuit 294 opens the gate circuit 122 to pass khe rhythm variation signal corresponding to the activated rhythm variation select switch to the input of the shift register 124, loads the rhythm variation signal into the latch 112 and deactivates the gating circuit 126 and the visual display circuit 114. The output pulse from the delay circuit 234 also sets the delayed set/reset flip flop~208 to disable thP nor gate 212 after one clock time period. The output of the delay circuit 294 also activates the nor gate 214 via the inverter 298 to generate a shift signal on the conductor 134 via:the nor gates 216 and 218. This shift signal shifts the contents of the shift register 124 one location to the right such that the start sequence code is:in the second storage location and the first rhythm variation signal as coded by the converter 120 and passed by the ~ate circuit 122 is loaded into ::: the left most shift register storage location. ~he programmed rhythm variation code just en~ered is also displayed by the visual display circuit 114 once the output of the delay circuit 294 returns~to a zeroO
Each succeeding rhythm variation select switch which is activated also generates an external ~5 input signal on the conductor 104 and, via logic operations as just described, loads the corresponding rhythm variation signal into~the data latch 112, opens the gate 122, closes the gate 126 and shifts the rhythm variation signals on the input to the shift register 124 in o the left most storage location of the shift register 124 with all other locations being shifted to the right by one storage location. This operation continues until a desired rhythm variation se~uence has been loaded into the shift register 124. If a complete sequence of 16 rhythm variation signals are loaded into the shift register 124 the start of sequence code is shifted into the output location of the shift register 124 and disables the shift signal on the conductor 134 via the inverter 276 and the nor gates 250, 232, 216 and 218. If less than 16 rhythm variation signals are loaded into the shift register 124 those signals are located in the left hand storage locations. In either event after the desired sequence has been loaded into the shift register 124, the operator activates a variation reset switch or key (not shown) to generate a logical one variation reset signal on the conductor 118.
The:variation reset~signal on the conductor 118 is delayed by the clocked:delay circuit 302 for sequencing reasons and passed to the monopulser circui~
304. The output of the monopulser circuit 304 sets the delayed set/reset flip~flop 246 to force~the output of the nor gate 250 to a zero. ~When it is desired to start playing the recorded sequence which was pro : 20 grammed by the operator of the~musical instrument, the automatic variation signal is changed to a zero on the conductor 106. This drives the other input of the nor gate 232 to a zero activating the shift signal on the - conductor 134 via the nor gates 216 and 218. The shift : 25 register 124 is shifted to the right until ~he start of sequence code is shifted into the xight most storage location where it is detected by the inverter 240 and the nor gate 242 which generate a start of sequence signal. The start~of sequence signal resets the se~/reset flip flop 246 via the nor gate ~48 and prepares for the rotate operation of the Btart of sequence code from the right most storage location to the left most storage location of the shift register 124 in conjunction with the set/rese~ flip flop 254 as previously described with reference to the standard 3~
rhythm variation æequence. If the full complement of 16 rhythm variation signals have been loaded into the shift register 124 the start of sequence code is in the right most location of the shift register 124 and 5 resets the set/reset flip flop 246 to initilize the circuit as previously described.
In accordance with the above teachings, it will be apparent that a programmable variation system has ~een described for use in an eIectrical musical instrument which automatically generates a num~er of variations for each of the basic rhythm patterns in a xhythm section of the electrical musical instrum nt.
The inv~ntion pro~ides for the programming of rhythm variations in any desired se~uence which is repeti-15 tively applied to the rhythm patterns. A singleillustrative e~bodiment has been disclosed; however, in view of the above teachings, various embodiments and alterations of the invention will~be apparent to one of or inary s~ill in he art area involved. For ~xample, additional shift register storage locations can be provided for longer programmable sequences, other storage arrangements can be pro~ided and the control circuit can be embodied in any one of a large variety ~- of circuits including microprocessor circuits. Of course the entire arrangement can be embodied in software as an operating program for a computer.
Applicant considers these and other modifications and embodiments to be equivalents of his invention and within the true ~pirt and scope of the invention as claimed in thç following claims.
WHAT IS CLAIMED IS:
/
The shift register 124 of the illustrative embodiment comprises 17 storage locations wi~h each location comprising 3 bits of information. The first 10 bit of information, which is shown as the top bit in the shift register 124 of Fig. 1, is a data present bit. The data present bit is set to a logical "one'l or high voltage level if a data word is s~ored into he second and third bit locations, which ~re shown as the 15 middle and bottom bits respec~ively in Fig~ 1, of that shift register storage location. When a data word representing a rhythm variation is written in~o the shift register 124 it passes through the gate 122.
When the gate 122 is opened, the first bit is always a 20 one due to the high voltage signal Vl connected to the uppermost input of the gate 122 and the corresponding output lead which receives the high voltage signal when the gat~ is opened and i connected to the first bit input of the shift register 124.
The 17 storage locations of the shift regis-ter 124 provide storage for 16 rhythm variation signals, of course a larger or smaller sized shift register could be used. The 17th storage location of the shift register 124 provides for the s~orage of a start of equence code. The start of sequence code is a logical "zero" or low voltage signal in the first bit location and a one in the second bit location, this signifies to the control circuit 128 that the s~art of a rhythm variation sequence immediately follows in the shift 35 register 124.
3;~7~
A one on thP conductor 116 selects a standard program sequence and generates a momentary preset signal on the conductor 130 which sets a standard sequence referred to as program 1 (PRl) together wi~h a 5 ~tart sequence code into the shift register. For PRl the farthest right location of the shift register 124 is set to a start of seque~ce code followed by the rhythm variation code signals for A, B, C and D with the remaining locations being cleared to the extent 10 that they do not contain a data present bit or a start of sequence code in their first and second bit loca-tions.
The control circuit 128 recognizes the start of sequence code and rotates the shift register 124 ~ 15 through the gate circuit 126 such that the A rhythm : variation signal is present at the output 125 of the shift register 124. The A v~riation signal is passed to the input 127 of the shift: register 124 via the gate circuit 126 and is~latched into the data latch;112 via 20 a 5ignal from the control circuit 128 on the conductor : 138. The shift register 124 is then rotated one~more : : storage location. This rotation shifts the start of sequence code one storage loca~ion to the right and loads the A rhythm varia~ion signal in~o the left most 6torage location of the shift:register 124. ~he B
rhythm variation signal is~moved into the rightmost or output storage location of the shift register 124 and is available at the input 127 of the shi$t register 124 via the gate 126. Upon the next ac~ivating change of the variation clock signal on the conductor 108, the B
rhythm variation signal is latched into ~he data latch 112 by th control circuit 128. The shift register 124 is then rotated one storage location through the gate circuit 126 such that the B variation signal is in the first storage location and the 5 variation signal is at ~ ~3~
the output 125 and input 127 of the register 124 xeady to be loaded into the data latch 112. The contents of the other storage locations in the shift register 124 are shifted one storage location to the right.
When all of the rhyt~m variation signals, i.e., A, B, C and D have been rotated through the shif~
register such that the D variation signal is stored in the left most position of the shift regis~er 124, the control circuit 128 fails to xeceive a data pre~ent signal from the shift register 124 and rotates the shift register 124 through the gate circuit 126 until a data present signal is present at the output. All rotatlons of the shift register 124 are performed at a much higher frequency rate than that of the variation clock provided on the conductor 108 and, accordingly, such multiple storage location shifts are r adily accomplished between successive activating signals of the variation clock.
Upon encountering the start of sequence code ~0 at the output of the shift register 124 the control circuit 128 shifts one more location of the shift register to encounter the data corresponding to the A
rhythm variation signal which is then on the output and - i~put of the shift register 124. At the next acti-vating chan~e of the YariatiOn clock on the conductor 108 the A rhythm variation signal is loaded into the data latch 112, the shift register 124 is rotated one storage location and the operation progresses as pre-viously described to change the rhythm patterns ac-cording to the repetitive sequence A, B, C, D; A, B, C,D; etc.
A zero on the conductor 116 and a one on the conductor 106 prepare khe system to be programmed by the operator of the musical instrument. The standard program i6 not disturbed until a variation select signal is received. ~he standard sequence is maintained 3~76 in the shift register 124 to insure that the rhythm patterns are varied by the system if the instrument is placed in the program mode but no rhythm variation sequence is programmed into the system~ Otherwise if the program mode was selected but no program was pro-vided, it would appear that the automatic variation system had failed si~ce no variations would be provided for the musical ins~rument. After the control circuit 128 has been placed in the program mode by operating a lQ standard/ program switch to a program position and turning off the automa~ic variation system, programming is accomplished by activa~ing rhythm variation select switches. If one of the rhythm variation select switches, i~e., A, B, C or D is activated~, a signal is generated on thP corresponding one of the input con-ductors 102 and also on the external input conductor 134. -The first activation of the external inputsignal on the conductor 104 provides a momentary set signal on the conductor 132 which presets a program 2 ~ (PR2) s~ate into the shift register 124~by setting a ,~ start of sequence code into the left most storage location of the shift register 124 and clearing the first and second bits of the remaining storage loca-tions of *he ~hift register 1~4. After this momentary set up of the shift register 12q the rhythm variation signal which was decoded from the rhythm variation select signal provided on one of the conductors 102 is passed to the input of the shift register 124 and the shift registe,r 124 is shifted one location to the right, Thus~ the left most location contains the first 6elected variation code of the program sequence and the secGnd storage :Location contains the start of sequence code. Each succeeding rhythm variation select signal provided on one of the conductors 102 is similarly ;
9~7~
shifted into the left most storage location as the storage locations of the shift register 124 are shifted one storage location to the right. The initializing preset PR2 provided on the conductor 132 is inhibited 5 after ~he first external input ~ignal although an external input signal is provided each time a rhythm variation select signal is generated.
After 16 rhythm variation signals have been programmed by loading them into the shift register 124, 10 the start of sequence code is contained in the right most storage location of the shift register 124 and inhibits any further loading of rhythm variation signals even though addi~ional rhythm variation select ; signals may be generated by the operator of the musical instrument. Once the operator of the musical instru-ment desires to play the programmed sequence of varia-o tions which have been placed into the system, the variation reset signal on the. conductor 118 is acti-vated.
~he ~ariation rese1: sign 1 rotates the start of sequence code to the first storage location via the gate circuit 126 and the data present signal loads the first variation code into the data latch 112 and rotates the next rhythm variation code into the output storage location. ~he operation of the system is then the same as if the standard sequence was presen~ in the shift register 124 as previously described.
If less than all of the 16 variation code storage locations in khe shift register 124 are pro-grammed by the operator of the musical instrument, theshift register 124, in response to the variation reset signal, is rapidly shifted to the right until the start of sequence code is encountered in the right most storage location and then the operation of the system is similar to that described with reference to the standard variation sequence.
.. .. .. ....
3'~P76 Fig. 2 shows a schematic diagram of the con~roller circuit 128 of Fig. 1. Initially the operation of the con~roller 128 will be described for the operation of the programmable variation circuit in the standard mode, i.e., the repetitive sequence Al B, C, D; and then the program mode will be described.
For the standard mode the standard/program signal on co~ductor 116 is set to a one. The standard/
program signal is delayed by the delay circuit 204 10 which is a clocked delay circuit which is clocked by the same clock signals that control the shifting of the shift register 124. By bufering ~he input~signals~to the controller 128 by~such a clocked delay circuit, synchronization of ~he input signals with the operation of the system are assured. The preferred embodiment of the present invention is implemented in metal oxide silicon (MOS) two phase logic. The implementation of clocked delay circuits as we:Ll as the other logic elements referred to in this applisation is well known to those skilled in the art and will not be described in detail.
After one clock time period has elapsed the signal on the conductor ~06 goes to a one to reset the - delayed set/reset flip flop 208 via the inverter~210.
The output signals of the delayed set/reset flip flop 208 are changed one clock ~ime~period after a change of ; the controlling input signals on the set/reset termi-nals. The one on the conductor 206 disables the nor gate 212 to insure that a preprogram signal is not generated on the conductor 132 and forces the~output of the nor gate 214 to a logical z ro to enable the nor gate 216 to control the shift output gate 218 which generates the shift signal for the shift register 124 , on the conductor 13~. A monopulser 220 generates a ! 35 short positive going pulse which activates the or gate , .
3~327~
222 to generate a PRl signal on the conductor 130 and preset or initialize the shift register 124 for the A, B, C I D standard sequence as previously described.
This short positive going pul~e also disables the nor 5 gate 218 to prevent the generation of a shift signal during the presetting of the shift register 124 to the PRl state.
After the shift register 124 is preset to the PRl state, the output of the monopulser 220 goes to a 10 logical zero enabling the nor gate 218. The nor gate 216 is similarity enabled by the zero output of the nor gate 214. The automatic variation signal on the con-ductor 106 is active or at a zero logic level and is delayed by the clocked delay circuit 226 to present a 15 zero logic signal on the conductor 228 direc ly enabling the nor gates 230 and 232 and disabling the nor gates 212 and 214 via the inverter 234. Due to the preset P~l state in the shift register 124, the output signal from the shift register is a start of seql~ence code : 20 defined by a zero on the data flag conductor 140 and a one on the second or middIe ~ata bit conductor 142.
The start of sequence code is detected by the combi-nation of the inverter 240 and the nor gate 242 to generate a start of sequence code signal of logic level 25 one on the conductor 244.
The ~tart of sequence code signal on the conductor 244 disables the nor gate 214 and resets the delayed set/reset flip flop 246 via the nor gate 248.
The outputs Q and Q of the delayed set/rest flip flop 30 246 change one clock time period after a change in the input signals on the set and reset terminals. The ogical zero on the Q output of the flip flop 246 enables ~he nor gate 250 via the conductor 252. The pulse output of the or gate 222, in addition ~o per-,i 35 forming the functions previously described, also sets -"3~2~
~12-the delayed set/reset flip flop 254 via the conductor 256 and the or gate 258. The logical one on the Q
output ~f the delayed set/reset flip flop 254 enables the and gate 260 and resets the toggle flip flop 262 which together with the nor gate 264 serves as a divide by two circuit for the variation clock signal on the conductor 108. ~he outpu~ of the and gate 260 i5 a zero due o the data flag signal on the conductor 140 and that zero generates a logical one on the conductor 268 via the nor gate 270 which accordingly generates a zero on one input of the nor gate 272 via the nor gate 274. The one output of the Q terminal of the toggle flip flop 262 forces the output of the nor gate 264 to a æero.
The zero data flag signal on the conductor 140 through the inverter 276 forces the output of the nor gate 250 to a zero, the output of the nor g~ate 232 to a one, the output of the nor gate 216 to a zero which generates~a shift signal on the conductor 134 via ~ the nor gate 218. The shift register 124 in response to a signal from a high speed clock (not shown) shifts one location to the right which effects a rotation due to the feedback through the gate circuit 126 under the - ~ control of the zero signal on th conductor 136 as will b~ described hereinafter. Upon rotating one location, the start of sequence code is in the left most location of the shift register and the A rhythm variation signal is in the right most storage location of the shift register. The signal on the data flag conductor 140 goes to a one which activates the and gate 260 to generate a zero output on the nox gate 270 resetting the set/reset flip flop 254 one clock time period later ; and, together with the zero output on the Q output of the set/reset flip flop 254, generates a one on the ,) 35 output of nor gate 274 which genera~es a 2ero output 7~;
for the nor gate 272 generating a one output to the delay circuit 278 and the nor gate 280. The output signal of the nor gate 280 goes to a zero which loads the A rhythm variation signal which was present at the input of the shift register 124 via the gate circuit 126 into the data latch 1l2~
The logical one state of the data flag on the conductor 140 disables the shift signal on the con-ductor 134 via the inverter 276 the nor gates 250, 232, 216 and 218. After one clock time period, the set/reset flip flop 254 is reset driving the output of the nor gate 274 to a zero, the output of the nor gate 272 to a one and the output of the nor gate 230 to a zero re-moving the load signal on the conductor 138. The previous one signal on the output of the nor gate 230 : pa ses through the clocked delay circuit 278 and activates the shift signal on the conductor 134 via the nor gates 250, 232, 216 and 218 to shift the A rhythm vaxiation signal from thè right most storage location of the shift register 124 to the left most storage : location and place the B rhythm variation signal at the output of the shift register 124. After one clock ~: delay the shift signal is again disabled by the delayed zero signal ~hrough the clocked delay circuit 278.
After many cycles of the clock circuit (not shown) which dri.ves the shift register 124 and the delayed logic circuitry of the programmable rhythm variation system, the variation clock signal changes state on the conductor 108. This signal is delayed by the clocked delay circuit 282 and drives the delayed monopulser 2B4 which provides a short zero pu1se one clsck time pexiod after receiving an input signal. The output signal from the delayed monopulser ~84 drives the divide by two circuit comprising the toggle flip ;
3;~7~
flop 262 and the nor gate 264 to provide an output signal on the output of the nor gate 264 for e~ery two clock pulses of the variation clock signal on the conductor 108. The pulse output signal on the nor gate 264 generates a load signal on ~he conductor 138 via the nor gates 272, 230 and 280 and drives the clocked delay circuit 278. After the next rhythm variation signal is loaded into the data latch 112 from the output of the shift register 124 through the gating circuitry 126, the output of the clocked delay circuit 278 becomes active to generate the shift output signal on the conductor 134 via the nor gates 250, 232, 216 and 218. Accordingly the conten~s of the shift register 124 are rotated one storage location through the gate circuit 1~6.
After the rhythm variation signal has been rotated from the output end of the shift register 124 into the input end of~the shift register, the data flag signal goes to a zero. The zero data flag signal activates the shift signal on the conductor 134 via the inverter 276 and the nor gates 250, 232, 216 and 218 to rotate the shift register 124 until a data flag is encountered. Thus, the rotation wilI continue until the A xhythm variation signal is æhifted into the right most storage location of the shift register 124 since the other storage locations are empty or con~ain the start of sequence code which is only used to initialize the sequence~ The A, B, C, D se~uence will then be repeated as ~reviou~ly described as long as desired.
T~ program a sequence of rhythm variations, the standard/program signal on the conductor 116 is set to a zero and the automatic variation signal on the conductor 106 is set to a one. These signals enable the nor gates 212 and 214, remove the hard reset from ~; 35 the delayed set/reset flip flop 208 and disable the nor /
7~
gates 230 and 232. The standard sequence, PRl, will have been previously set into the shift register 124 either by a selection of the standard sequence by placing the standard/program switch into the standard position or by the master reset MR signal which is momentarily one to initialize the circuit when the musical instrument is turned on. In any event if no : rhythm variation select switch is activated to generate a rhythm variation select signal on one of:the:con-: 10 ductors 102, no change in the contents of the shift register 124 will-take place. Under these circum-stances if automatic variation is reactivated the A, B, C, D sequence will still be provided regardless of the fact that the standard/program switch has been set to the program~modeO
When one of the rhythm variation select switches A, B, C or D has been acti~ated, a variation : select ~ignal is~passed to the 4/2 binaxy converter I20 :
: and a zero signal is generated on the external input signal conductor 104. :The~external input si~nal is delayed by the clocked delay circuit 288 for synchro-nizing reasons and passed to ~he nor gate 290 whose other i~put signal is at a zero if the automatic variation signal has~been turned off. A one signal is : 25 provided to the delayed monopulser 292 and after a : delay of one olock time period a high pulse is provided on its output to the clocked delay circuit 294 and the inverter 296. The inverter 296 drives ~he nor gate 212 to provide a preset PR2 signal on the conductor 132 to set a start of sequence code in the left most storage location of the shift register 124 and clear at least the first and 3econd data bits of all of the remaining storage locations in the shift register 124 as pre-viously described.
f After one clock time period delay, the output of the delay circuit 294 opens the gate circuit 122 to pass khe rhythm variation signal corresponding to the activated rhythm variation select switch to the input of the shift register 124, loads the rhythm variation signal into the latch 112 and deactivates the gating circuit 126 and the visual display circuit 114. The output pulse from the delay circuit 234 also sets the delayed set/reset flip flop~208 to disable thP nor gate 212 after one clock time period. The output of the delay circuit 294 also activates the nor gate 214 via the inverter 298 to generate a shift signal on the conductor 134 via:the nor gates 216 and 218. This shift signal shifts the contents of the shift register 124 one location to the right such that the start sequence code is:in the second storage location and the first rhythm variation signal as coded by the converter 120 and passed by the ~ate circuit 122 is loaded into ::: the left most shift register storage location. ~he programmed rhythm variation code just en~ered is also displayed by the visual display circuit 114 once the output of the delay circuit 294 returns~to a zeroO
Each succeeding rhythm variation select switch which is activated also generates an external ~5 input signal on the conductor 104 and, via logic operations as just described, loads the corresponding rhythm variation signal into~the data latch 112, opens the gate 122, closes the gate 126 and shifts the rhythm variation signals on the input to the shift register 124 in o the left most storage location of the shift register 124 with all other locations being shifted to the right by one storage location. This operation continues until a desired rhythm variation se~uence has been loaded into the shift register 124. If a complete sequence of 16 rhythm variation signals are loaded into the shift register 124 the start of sequence code is shifted into the output location of the shift register 124 and disables the shift signal on the conductor 134 via the inverter 276 and the nor gates 250, 232, 216 and 218. If less than 16 rhythm variation signals are loaded into the shift register 124 those signals are located in the left hand storage locations. In either event after the desired sequence has been loaded into the shift register 124, the operator activates a variation reset switch or key (not shown) to generate a logical one variation reset signal on the conductor 118.
The:variation reset~signal on the conductor 118 is delayed by the clocked:delay circuit 302 for sequencing reasons and passed to the monopulser circui~
304. The output of the monopulser circuit 304 sets the delayed set/reset flip~flop 246 to force~the output of the nor gate 250 to a zero. ~When it is desired to start playing the recorded sequence which was pro : 20 grammed by the operator of the~musical instrument, the automatic variation signal is changed to a zero on the conductor 106. This drives the other input of the nor gate 232 to a zero activating the shift signal on the - conductor 134 via the nor gates 216 and 218. The shift : 25 register 124 is shifted to the right until ~he start of sequence code is shifted into the xight most storage location where it is detected by the inverter 240 and the nor gate 242 which generate a start of sequence signal. The start~of sequence signal resets the se~/reset flip flop 246 via the nor gate ~48 and prepares for the rotate operation of the Btart of sequence code from the right most storage location to the left most storage location of the shift register 124 in conjunction with the set/rese~ flip flop 254 as previously described with reference to the standard 3~
rhythm variation æequence. If the full complement of 16 rhythm variation signals have been loaded into the shift register 124 the start of sequence code is in the right most location of the shift register 124 and 5 resets the set/reset flip flop 246 to initilize the circuit as previously described.
In accordance with the above teachings, it will be apparent that a programmable variation system has ~een described for use in an eIectrical musical instrument which automatically generates a num~er of variations for each of the basic rhythm patterns in a xhythm section of the electrical musical instrum nt.
The inv~ntion pro~ides for the programming of rhythm variations in any desired se~uence which is repeti-15 tively applied to the rhythm patterns. A singleillustrative e~bodiment has been disclosed; however, in view of the above teachings, various embodiments and alterations of the invention will~be apparent to one of or inary s~ill in he art area involved. For ~xample, additional shift register storage locations can be provided for longer programmable sequences, other storage arrangements can be pro~ided and the control circuit can be embodied in any one of a large variety ~- of circuits including microprocessor circuits. Of course the entire arrangement can be embodied in software as an operating program for a computer.
Applicant considers these and other modifications and embodiments to be equivalents of his invention and within the true ~pirt and scope of the invention as claimed in thç following claims.
WHAT IS CLAIMED IS:
/
Claims (8)
1. In an electrical musical instrument having an automatic rhythm system which varies rhythm patterns in response to rhythm variation signals, means for generating rhythm variation select signals, means for generating variation clock signals to control the rate of change of said rhythm patterns and means for generating an automatic variation signal, an operator programmable rhythm variation system comprising:
storage means for storing sequences of rhythm variation signals in response to said rhythm variation select signals;
input/output means coupled to said storage means for receiving said rhythm variation select signals and transmitting said rhythm variation signals;
and control means responsive to said variation clock signals, said rhythm variation select signals and said automatic variation signal to control said input/output means and said storage means to store and retrieve rhythm variation signals in said storage means.
storage means for storing sequences of rhythm variation signals in response to said rhythm variation select signals;
input/output means coupled to said storage means for receiving said rhythm variation select signals and transmitting said rhythm variation signals;
and control means responsive to said variation clock signals, said rhythm variation select signals and said automatic variation signal to control said input/output means and said storage means to store and retrieve rhythm variation signals in said storage means.
2. The operator programmable rhythm varia-tion system of claim 1 wherein said storage means comprises a shift register.
3. The operator programmable rhythm varia-tion system of claim 1 wherein said input/output means comprises:
a binary coded output converter for receiving said rhythm variation select signals and generating said rhythm variation signals;
gating means having an input connected to said converter and an output connected to said storage means for gating said rhythm variation signals to said storage means; and a data latch connected to the output of said gating means for storing the instant rhythm varia-tion signal being played or programmed.
a binary coded output converter for receiving said rhythm variation select signals and generating said rhythm variation signals;
gating means having an input connected to said converter and an output connected to said storage means for gating said rhythm variation signals to said storage means; and a data latch connected to the output of said gating means for storing the instant rhythm varia-tion signal being played or programmed.
4. The operator programmable rhythm varia-tion system of claim 3 wherein said input/output means further comprises visual display means connected to said converter and said data latch for displaying the instant rhythm variation being played or programmed.
5. The operator programmable rhythm varia-tion system of claim 2 further comprising gating means responsive to a gating control signal generated by said control means for selectively gating the output of said shift register to the input of said shift register.
6. The operator programmable rhythm varia-tion system of claim 1 further comprising means for generating a standard program control signal and wherein said control means is responsive to said standard program control signal to set a predefined rhythm variation sequence into said storage means.
7. The operator programmable rhythm varia-tion system of claim 6 wherein said control means is responsive to said standard program control signal and an initial one of said rhythm variation select signals to initialize said storage means and store the corres-ponding initial rhythm variation signal and any subse-quent rhythm variation signals into said storage means.
8. The operator programmable rhythm varia-tion system of claim 7 further comprising means for generating a variation reset signal and wherein said control means in response to said variation reset signal advances said storage means to said initial rhythm variation signal and thereafter repeatedly accesses all rhythm variation signals programmed into said storage means at a rate determined by said varia-tion clock signals.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16308480A | 1980-06-26 | 1980-06-26 | |
| US163,084 | 1980-06-26 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1169276A true CA1169276A (en) | 1984-06-19 |
Family
ID=22588417
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000380551A Expired CA1169276A (en) | 1980-06-26 | 1981-06-25 | Musical instrument having programmable automatic rhythm pattern variations |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0044945A1 (en) |
| JP (1) | JPS5741696A (en) |
| AU (1) | AU7203581A (en) |
| CA (1) | CA1169276A (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4674384A (en) * | 1984-03-15 | 1987-06-23 | Casio Computer Co., Ltd. | Electronic musical instrument with automatic accompaniment unit |
| US4656911A (en) * | 1984-03-15 | 1987-04-14 | Casio Computer Co., Ltd. | Automatic rhythm generator for electronic musical instrument |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3553334A (en) * | 1968-01-19 | 1971-01-05 | Chicago Musical Instr Co | Automatic musical rhythm system with optional player control |
| JPS5525071A (en) * | 1978-08-11 | 1980-02-22 | Kawai Musical Instr Mfg Co | Rhythum generator |
| JPS5538572A (en) * | 1978-09-11 | 1980-03-18 | Sanyo Electric Co | Programmable rhythm box |
| JPS55140894A (en) * | 1979-04-19 | 1980-11-04 | Nippon Musical Instruments Mfg | Automatic player |
-
1981
- 1981-06-22 AU AU72035/81A patent/AU7203581A/en not_active Abandoned
- 1981-06-23 EP EP81104837A patent/EP0044945A1/en not_active Withdrawn
- 1981-06-25 CA CA000380551A patent/CA1169276A/en not_active Expired
- 1981-06-25 JP JP56099019A patent/JPS5741696A/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5741696A (en) | 1982-03-08 |
| EP0044945A1 (en) | 1982-02-03 |
| AU7203581A (en) | 1982-01-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3889568A (en) | Automatic chord performance apparatus for a chord organ | |
| US4129055A (en) | Electronic organ with chord and tab switch setting programming and playback | |
| US4417494A (en) | Automatic performing apparatus of electronic musical instrument | |
| US4947723A (en) | Tone signal generation device having a tone sampling function | |
| US4432266A (en) | Automatic musical performance device capable of controlling the tempo | |
| US4448104A (en) | Electronic apparatus having a tone generating function | |
| US5231239A (en) | Music reproduction device for restarting a song at selected positions | |
| CA1169276A (en) | Musical instrument having programmable automatic rhythm pattern variations | |
| US3821712A (en) | Musical sequencer | |
| US4466324A (en) | Automatic performing apparatus of electronic musical instrument | |
| US5245663A (en) | Back-masking effect generator | |
| US4166405A (en) | Electronic musical instrument | |
| US4622879A (en) | Electronic musical instrument | |
| US5239124A (en) | Iteration control system for an automatic playing apparatus | |
| US4387620A (en) | Automatic performing apparatus for musical performance data with main routine data and subroutine data | |
| US4411184A (en) | Musical instrument having programmable automatic rhythm pattern variations | |
| US4343216A (en) | Serial interface circuit for an electronic musical instrument | |
| US4244263A (en) | Tone selection control for an electronic musical instrument | |
| US4335639A (en) | Preferential circuit for electronic musical instrument | |
| GB2091470A (en) | Electronic Musical Instrument | |
| JPS54137317A (en) | Musical sound memory for electronic instrument | |
| USRE28999E (en) | Automatic rhythm system providing drum break | |
| US4965779A (en) | Multi-functional electronic timepiece | |
| JP2641851B2 (en) | Automatic performance device | |
| JPH0571956B2 (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |