AU6126499A - Method for synchronizing clocks in electronic units connected to a multi processor data bus - Google Patents

Method for synchronizing clocks in electronic units connected to a multi processor data bus

Info

Publication number: AU6126499A
Authority: AU; Australia
Prior art keywords: data bus; units connected; electronic units; processor data; multi processor
Prior art date: 1999-09-17
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Abandoned

Application number

AU61264/99A

Inventor

Steinar Kolnes

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

Individual

Original Assignee

Individual

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1999-09-17

Filing date

1999-09-17

Publication date

2001-04-24

1999-09-17 Application filed by Individual filed Critical Individual

2001-04-24 Publication of AU6126499A publication Critical patent/AU6126499A/en

Status Abandoned legal-status Critical Current

Classifications

- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators

Landscapes

Engineering & Computer Science (AREA)
Theoretical Computer Science (AREA)
Physics & Mathematics (AREA)
General Engineering & Computer Science (AREA)
General Physics & Mathematics (AREA)
Synchronisation In Digital Transmission Systems (AREA)

AU61264/99A 1999-09-17 1999-09-17 Method for synchronizing clocks in electronic units connected to a multi processor data bus Abandoned AU6126499A (en)

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
PCT/NO1999/000290 WO2001022202A1 (en)	1999-09-17	1999-09-17	Method for synchronizing clocks in electronic units connected to a multi processor data bus

Publications (1)

Publication Number	Publication Date
AU6126499A true AU6126499A (en)	2001-04-24

Family

ID=19907907

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
AU61264/99A Abandoned AU6126499A (en)	1999-09-17	1999-09-17	Method for synchronizing clocks in electronic units connected to a multi processor data bus

Country Status (2)

Country	Link
AU (1)	AU6126499A (en)
WO (1)	WO2001022202A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US7080274B2 (en)	2001-08-23	2006-07-18	Xerox Corporation	System architecture and method for synchronization of real-time clocks in a document processing system
US7437587B2 (en) *	2005-01-21	2008-10-14	Hewlett-Packard Development Company, L.P.	Method and system for updating a value of a slow register to a value of a fast register
CN112202525B (en) *	2020-10-29	2022-11-01	电信科学技术第五研究所有限公司	PPS delay automatic measurement and compensation method of multi-board card equipment

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US4882739A (en) *	1988-01-26	1989-11-21	Computer Sports Medicine, Inc.	Method for adjusting clocks of multiple data processors to a common time base
US5327468A (en) *	1992-06-19	1994-07-05	Westinghouse Electric Corp.	Synchronization of time-of-day clocks in a distributed processing network system
JP3071976B2 (en) *	1993-03-29	2000-07-31	株式会社日立製作所	Bus type clock supply system for communication systems
JPH07281785A (en) *	1994-04-05	1995-10-27	Toshiba Corp	Processor system

1999
- 1999-09-17 AU AU61264/99A patent/AU6126499A/en not_active Abandoned
- 1999-09-17 WO PCT/NO1999/000290 patent/WO2001022202A1/en active Application Filing

Also Published As

Publication number	Publication date
WO2001022202A1 (en)	2001-03-29

Similar Documents

Publication	Publication Date	Title
AU4328000A (en)	2000-10-16	Techniques for performing a data query in a computer system
AU5244000A (en)	2001-01-02	Tactile interface system for electronic data display system
AU2001247472A1 (en)	2001-10-03	Distributing synchronized clock signals in a multiple bus environment
AU4312999A (en)	1999-12-30	Method of using video reflection in providing input data to a computer system
AU2759100A (en)	2000-08-29	A computer system for displaying advertisements to clients
AU5171800A (en)	2000-12-18	Massively parallel interface for electronic circuit
AU2026999A (en)	1999-08-02	Data transferring in source-synchronous and common clock protocols
AU2003240811A8 (en)	2003-12-12	Method and system for facilitating paper to electronic communications
AU2001269819A1 (en)	2001-12-24	System and method for mapping signals to a data structure having a fixed frame size
AU2002225984A1 (en)	2002-05-21	Method and system for synchronizing an output signal to a data signal
AU2003217741A1 (en)	2003-09-09	Method to reduce power in a computer system with bus master devices
AU2002222155A1 (en)	2002-06-24	Method and system for a computer system to support various communication devices
AU2002227193A1 (en)	2002-06-03	Method of bus arbitration in a multi-master system
AU1034201A (en)	2001-05-08	Method for secure electronic transaction and corresponding system
AU6126499A (en)	2001-04-24	Method for synchronizing clocks in electronic units connected to a multi processor data bus
AU3860900A (en)	2000-09-14	System for clock recovery
AU2003259189A1 (en)	2004-02-09	Method, system, and program for returning data to read requests received over a bus
EP1059597A3 (en)	2004-03-31	A system and method for doing electronic commerce
AU7259798A (en)	1998-11-24	A method and system for interfacing a pci device to an external pci bus in a differing clock domain
AU2003263016A1 (en)	2004-03-29	Method and system to determine a clock signal for packet processing
AU6472200A (en)	2001-03-19	Method for converting drawing to electronic data
GB2365590B (en)	2002-10-16	Data processing system including a bus
HK1044206A1 (en)	2002-10-11	Computer system absent a parallel system bus
AU5331599A (en)	2000-03-21	Improved method for providing variable sector-format operation to a computer system
AU2002364497A1 (en)	2004-07-22	Method for reducing the bus load in a synchronous data bus system

Legal Events

Date	Code	Title	Description
2002-05-16	MK6	Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase